

Department of Electronics & Communication Engineering

SYLLABUS

(With effect from 2022-23)

Bachelor Degree In
Electronics & Communication Engineering

V & VI Semester

Out Come Based Education
With
Choice Based Credit System

[National Education Policy Scheme]



P.E.S. College of Engineering, Mandya - 571 401, Karnataka

[An Autonomous Institution affiliated to VTU, Belagavi, Grant – in – Aid Institution (Government of Karnataka), Accredited by NBA (All UG Programs), NAAC and Approved by AICTE, New Delhi]

Ph: 08232- 220043, Fax: 08232 – 222075, Web: www.pesce.ac.in



Department of Electronics & Communication Engineering

VISION

"PESCE shall be a leading institution imparting quality Engineering and Management education developing creative and socially responsible professionals."

MISSION

- ➤ Provide state of the art infrastructure, motivate the faculty to be proficient in their field of specialization and adopt best teaching-learning practices.
- Impart engineering and managerial skills through competent and committed faculty using outcome based educational curriculum.
- Inculcate professional ethics, leadership qualities and entrepreneurial skills to meet the societal needs.
- ➤ Promote research, product development and industry-institution interaction.

QUALITY POLICY

Highly committed in providing quality, concurrent technical education and continuously striving to meet expectations of stake holders.

CORE VALUES

Professionalism

Empathy

Synergy

Commitment

Ethics



Department of Electronics & Communication Engineering

Department of Electronics and Communication Engineering

The department of Electronics and Communication Engineering was incepted in 1967 with an undergraduate program in Electronics and Communication Engineering. Initially, the program had an intake of 60 students, which increased to 120 in 2012, and further increased to 180 in 2019. Almost 200 students graduate every year, and the long journey of 50 years has seen satisfactory contributions to society, the nation, and the world. The alumni of this department have a strong global presence, making their alma mater proud in every sector they represent.

The department started its PG program in 2012 in the specializations of VLSI design and embedded systems. Equipped with well qualified and dedicated faculty, the department has a focus on VLSI design, embedded systems, and image processing. The quality of teaching and training has yielded a high growth rate of placement at various organizations. The large number of candidates pursuing research programs (M.Sc. and Ph.D.) is a true testimonial to the research potential of the department. The department is recognized as a research centre by VTU, and Mysore University offers a part-time and full-time Ph.D. Program.

Vision

The department of E & C would endeavour to create a pool of Engineers who would be extremely competent technically, ethically strong also fulfil their obligation in terms of social responsibility.

Mission

- M1: Adopt the best pedagogical methods and provide the best facility, infrastructure and an ambience conducive to imbibe technical knowledge and practicingethics.
- M2: Group and individual exercises to inculcate habit of analytical and strategic thinking to help the Students to develop creative thinking and instil team skills.
- M3: MoUs and Sponsored projects with industry and R & D organizations for collaborative learning.
- M4: Enabling and encouraging students for continuing education and moulding them for lifelong learning process.

Program Educational Objectives (PEOs)

- **PEO1:** Graduates to exhibit knowledge in mathematics, engineering fundamentals applied to Electronics and Communication Engineering for professional achievement in industry, research and academia.
- **PEO2:** Graduates to identify analyse and apply engineering concepts for design of Electronics and Communication Engineering systems and demonstrate multidisciplinary expertise to handle societal needs and meet contemporary requirements.
- **PEO3:** Graduates to perform with leadership qualities, team spirit, management skills, attitude and ethics need for successful career, sustained learning and entrepreneurship.



Department of Electronics & Communication Engineering

Program Outcomes (POs)

- **Engineering knowledge**: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- **Problem analysis**: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineeringsciences.
- **Design/development of solutions**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- Conduct investigations of complex problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- **Modern tool usage**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
- The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- **Environment and sustainability**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
- **Ethics**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- **Individual and team work**: Function effectively as an individual, and as a member or leader in diverse teams, and in multi disciplinary settings.
- Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clearinstructions.
- **Project management and finance**: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multi disciplinary environments.
- **Life-long learning**: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

Program Specific Outcomes (PSOs)

Electronics and Communication Engineering Graduates will be able to

- **PSO1:** An ability to understand the basic concepts in Electronics and Communication Engineering and to apply them in the design and implementation of Electronics and Communication Systems.
- **PSO2:** An ability to solve complex problems in Electronics and Communication Engineering, using latest hardware and software tools, along with analytical skills to arrive at appropriate solutions.



	Bachelor of Engineering (V –Semester)										
Sl.	Course Code	Course Title	Teaching]	Hrs / Week			Credits	Examination Marks		
No.			Department	L	T	P	PJ		CIE	SEE	Total
1	P22EC501	Innovation Entrepreneurship and Management	EC	3	-	-	-	3	50	50	100
2	P22EC502	Digital CMOS VLSI Design EC 3		3	50	50	100				
3	P22EC503X	Professional Elective Course - I	EC	3	-	-	-	3	50	50	100
4	P22EC504	Digital Signal Processing (Integrated) EC 3 - 2 -		-	4	50	50	100			
5	P22EC505	Control Systems	EC	3	-	-	-	3	50	50	100
6	P22ECL506	Circuit Simulation Laboratory	EC	-	-	2	-	1	50	50	100
7	P22ECINT507	Internship - II	EC	-	-	-	-	2	-	100	100
8	P22HSMC508	Employability Enhancement Skills – V	HSMC	1	-	-	-	1	50	50	100
9	P22UHV509	Social Connect and Responsibility	EC	1	-	-	-	1	50	50	100
	P22NSS510	National Service Scheme(NSS)	NSS coordinator								
10	P22PED510	Physical Education (PE) (Sports and Athletics)	PED	-	-	2	-	0	100	-	100
	P22YOG510	Yoga	YOGA								
	Total									500	1000

Professional Elective Course – I (P22EC503X)						
Course Code	Course Title					
P22EC5031	Fundamentals of object oriented					
	Language and Data structures					
P22EC5032	System Verilog					
P22EC5033	Computer Organization					
P22EC5034	ARM Processor					



	Bachelor of Engineering (VI –Semester)										
Sl.	Course Code	Course Code Course Title Teaching Hrs / Week			k	Credits	Examination Marks				
No.	Course Coue	Course True	Department	t L T P		PJ	Credits	CI E	SEE	Total	
1	P22EC601	Analog CMOS VLSI Design	EC	3	-	-	-	3	50	50	100
2	P22EC602X	Professional Elective Course – II	EC	EC 3		3	50	50	100		
3	P22EC603X	Professional Elective Course - III	EC 3		3	50	50	100			
4	P22EC604	Microwave and Antenna (Integrated)	EC	3	-	2	-	4	50	50	100
5	P22ECO605X	Open Elective – II	EC	3	-	-	-	3	50	50	100
6	P22ECL606	VLSI Laboratory	EC	EC 2		2	-	1	50	50	100
7	P22ECMP607	Mini – Project	EC	-	-	2	2	2	50	50	100
8	P22HSMC608	Employability Enhancement Skills - VI	HSMC	1	-	-	-	1	50	50	100
9	P22UHV609	Universal Human Values and Professional Ethics	EC	1	-	-	-	1	50	50	100
	P22NSS610	National Service Scheme(NSS)	NSS coordinator								
10	P22PED610	Physical Education (PE) (Sports and Athletics)	PED	-	-	2	-	0	100	-	100
	P22YOG610	Yoga	YOGA								
	Total 21 550 450 1000										

Professional Elective Course – II (P22EC602X)								
Course Code	Course Title							
P22EC6021	ITC and Multimedia							
P22EC6022	DSP Processor and Applications							
P22EC6023	Embedded Systems							
P22EC6024	Operating System							

Professional Elective Course – III (P22EC603X)								
Course Code	Course Title							
P22EC6031	Radar and Navigational Systems							
P22EC6032	Digital Image Processing							
P22EC6033	Design for Testability							
P22EC6034	Artificial Intelligence and Machine Learning in VLSI							

Open Elective – II (P22ECO605X)								
Course Code	Course Title							
P22ECO6051	Electronic Instrumentation							
P22ECO6052	Introduction to Embedded Systems							
P22ECO6053	Introduction to Image Processing							
P22ECO6054	Automotive Electronics							

L: Lecture	T: Tutorial	CIE: Continuous Internal Evaluation
P: Practical/ Drawing	PJ: Project	SEE: Semester End Examination



Department of Electronics & Communication Engineering

Innovation, Entrepreneurship and Management								
[As per Choice Based Credit System (CBCS) & OBE Scheme]								
SEMESTER – V								
Course Code:	Course Code: P22EC501 Credits: 03							
Teaching Hours/Week (L:T:P): 3:0:0 CIE Marks: 50								
Total Number of Teaching Hours: 40 SEE Marks: 50								

Course Learning Objectives: This course will enable the students to:

- Relate the role and importance of innovation in economic growth, skills of innovator, types of innovation and output forms of innovation.
- Understand various ways to create and manage intellectual property and prepare innovation proposal.
- Understand the entrepreneurial development process and recognize the core role of creativity and innovation in managing the entrepreneurial process effectively.
- Understand the fundamental concepts and principles of management, including the basic roles, skill, and functions of management.
- Understand the procedure of creating an ownership and its types.
- Express the meaning of Professional Ethics, its importance and needs.

Introduction to Innovation and Innovator: Introduction, understanding Innovation, Creativity and Research, Role of Innovation in economic growth of country, companies and community, phases of innovation journey, Roles of Innovator.

Text 1: Chapter 1 to 5

Self-Study
Component:

1. Prepare a Case study of An Innovator: How did he/she find the problem, thought about a solution and steps/situations came across during implementation.

UNIT – II 8 Hours

Innovator Skills and Innovation: Introduction to Innovative Skills, Types of Innovation, Introduction to patents and IP, preparing an innovation proposal Pitching an innovation proposal, Sustaining innovation.

Text 1: Chapter 6 to 13

Self-Study Component: **1.** Explore the innovative projects from IDC School of Design http://www.idc.iitb.ac.in/project/faculty-projects

UNIT - III 8 Hours

Entrepreneurship and Entrepreneurs: Evolution of the concept of Entrepreneur, Characteristics of an Entrepreneur, Distinction between an Entrepreneur & a Manager, Functions of an Entrepreneur, Types of Entrepreneur. Concept of Entrepreneurship, Growth of Entrepreneurship in India, Role of Entrepreneurship in Economic Development.

Text 2: 1.1 to 1.10, 2.1 to 2.3

Self-Study Component: **1.** Prepare a Case Study of an Entrepreneur / an Enterpriser or an Enterprise.

UNIT - IV 8 Hours

Management and Business Ownership: Fundamentals of Management: Meaning of Management, Management as Science, Art & Profession, Importance of Management, Scope of Management, Functions of Management, Management Process, Principles of Management. Forms of Business Ownership: Sole Proprietorship, Partnership, Company, Cooperative, Selection of Appropriate Form of Ownership Structure.

Text 2: 24.1 to 24.9 & 18.1 to 18.5



Department of Electronics & Communication Engineering

Self-Study Component: 1. Being in different positions as an employee: Understanding Self, Self-Management& Understanding others for Effective Relationships and Communication.

UNIT - V 8 Hours

Engineering and Professional Ethics: Making a Case: Introduction, Role Morality, What is a Profession?, Professional Ethics, The NSPE Board of Ethical Review, Engineering Ethics as Preventive Ethics

Honesty: Introduction, Ways of Misusing Truth, Why is Dishonesty Wrong?

International Engineering Professionalism: Introduction, Problems in International Professionalism, Problems in Interpreting and Applying the Codes, Striking a Balance, Guidelines for Interpreting the Codes: Human Rights, Avoiding Paternalism and Exploitation and Applying the Golden Rule, Bribery-Extortion-Grease Payments and Gifts.

Text 3: 1.1 to 1.6, 6.1 to 6.3 & 10.1 to 10.8

Self-Study Component: 1. Survey and Study the importance of Professional Ethics

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for the	Bloom's	Program Outcome
	Course topics	Taxonomy	Addressed (PO #)
	-	Level	with BTL
CO1	Identify the innovation phases and skills	L3	PO1,PO12(L3)
	required for innovation		
CO2	Understand the importance of various types of	L3	PO1(L3)
	patents and its uses.		
CO3	Analyze entrepreneurship with necessary	L4	PO2,PO5,PO9(L4)
	theories		
CO4	Examine the role of management in an	L4	PO2,PO6(L4)
	organization and the importance of various		
	types of business ownership.		
CO5	Interpret the role of professional ethics	L4	
	including international engineering		PO8,PO10,PO12(L4)
	professionalism		

Text Book(s):

- **1.** A Conversation with the Innovator in You, Sudeendra Koushik and Pragya Dixit, Kindle Direct Publishing, ISBN-13: 978-152051271.
- **2.** Entrepreneurial Development, by Dr S S Khanka, S Chand & Company Ltd. ISBN-13: 978-8121918015.

Engineering Ethics (2nd edition), Charles E. Harris, Michel S. Pritchard and Michel J. Rabins, Thomson Wadsworth Asia Pte Ltd, ISBN: 981-243-676-6.

Reference Book(s):

- **1.** Six thinking hats by Edward De bono, Penguin Books (2000). ISBN 10: 0140296662 ISBN 13: 9780140296662.
- **2.** Entrepreneurship by Robert D Hisrich, Micheal P Peters, Dean A Shepherd, 6/e, TataMcGraw Hill Companies. ISBN-10: 0078029198.
- **3.** Principles and practice of management L. M. Prasad. ISBN-13: 9789351610502.

Web and Video link(s):

1. Principles of Management By Prof. UshaLenka, IIT Roorkee https://onlinecourses.nptel.ac.in/noc23_mg33/preview



Department of Electronics & Communication Engineering

2. Design, Technology and Innovation By Prof. B.K. Chakravarthy, IIT Bombay https://onlinecourses.nptel.ac.in/noc24_de14/preview

E-Books/Resources:

1. Principles of Management by Koontz and O'Donell http://library.lol/main/74F83959D63DB9CC5365AF843C564914

	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
# 1	2											2	2	
# 2	2												2	
# 3		2			2				3					2
#4		2				2								2
# 5								3		3		3		



Department of Electronics & Communication Engineering

Digital CMOS VLSI Design								
[As per Choice Based Credit System (CBCS) & OBE Scheme]								
SEMESTER – V								
Course Code:	P22EC502	Credits:	03					
Teaching Hours/Week (L:T:P): 3:0:0 CIE Marks: 50								
Total Number of Teaching Hours:	40	SEE Marks:	50					

Course Learning Objectives: This course will enable the students to:

- Discuss the VLSI Design Flow, MOS Structure, and the MOS System under External Bias, Structure and Operation of MOS Transistor, MOSFET Current-Voltage Characteristics.
- Analyze the MOS Inverters, Static Characteristics, Switching Characteristics and Interconnect Effects.
- Examine the static and dynamic characteristics of Combinational MOS logic circuits and Pass Transistor Circuits.
- Explain the SR Latch Circuits, Voltage Bootstrapping, Synchronous Dynamic Circuit Techniques, Dynamic CMOS Circuit Techniques, High-Performance Dynamic CMOS Circuits.

Techniqu	es, Dynamic CMOS Circuit Techniques, High-Perform	ance Dynamic						
CMOS C	ircuits.							
 Examine the MOS Technology and MOS circuit design processes. 								
	UNIT – I	8 Hours						
Introduction: H	istorical Perspective, VLSI Design Flow,							
MOS Transisto	or: The Metal Oxide Semiconductor(MOS) Structure, The	MOS System						
under External	Bias, Structure and Operation of MOS Transistor (MOSF	ET), MOSFET						
Current -Voltage	e Characteristics.							
Text 1: 1.1, 1.5,	3.1 to 3.4.							
Self-Study	1. Understand the concept of Design hierarchy in V	LSI and VLSI						
Component:	Design Styles.							
	UNIT – II	8 Hours						
MOS Transisto	r: MOSFET Scaling and Small geometry effects, MOSFET C	apacitance						
MOS Inverters	, Static Characteristics: Introduction, CMOS Inverter: Calc	culation of V _{IL} ,						
V_{IH} , and V_{th} , Des	V _{IH} , and V _{th} , Design of CMOS Inverter, Supply Voltage Scaling in CMOS Inverter.							
Text 1: 3.5, 3.6,	5.1, 5.4,							
Self-Study	1. Understand the working of Super buffer Design	and Switching						

Component:

Power Dissipation of CMOS Inverter

UNIT – III

8 Hours

Switching Characteristics and Interconnect Effects: Introduction, Delay-Time Definitions, Calculation of Interconnect Delay.

Combinational MOS Logic Circuits: Introduction, CMOS Logic Circuits, Complex Logic Circuits, Basic Principles of Pass Transistor Circuits, CMOS Transmission Gates (Pass Gates).

Text 1: 6.1, 6.2, 6.6, 7.1, 7.3, 7.4, 7.5, 9.2

Self-Study	1. Modeling of MOS Transistor using SPICE: Know about MODEL								
Component:	statement in SPICE. Plot O/P characteristics of N-MOS and P-MOS								
	transistors and C-MOS inverter using, LEVEL-1 and LEVEL-2 model in SPICE and Scilab/Math lab.								



Department of Electronics & Communication Engineering

UNIT – IV 8 Hours

Sequential MOS Logic Circuits: Introduction, SR Latch Circuit

Dynamic Logic Circuits: Introduction, Voltage Bootstrapping, Synchronous Dynamic Circuit Techniques, Dynamic CMOS Circuit Techniques, High–Performance Dynamic CMOS Circuits (Including only Domino CMOS logic).

Text 1: 8.1, 8.3, 9.1, 9.3 to 9.6

Self-Study 1. Understand the concept of Clocked Latch and Flip-Flop Circuits

Component: 2. Explore the CMOS D-Latch and Edge Triggered Flip-Flop.

UNIT – V 8 Hours

Introduction to MOS Technology: nMOS Fabrication, CMOS Fabrication, Thermal Aspects of Processing, Latch-up in CMOS Circuits.

MOS Circuits Design Processes: MOS Layers, Design rules and Layout, General Observations on the Design rules.

Text 2: 1.7, 1.8, 1.9, 2.13, 3.1, 3.3, 3.4.

Self-Study	1. Understand the Concept of	BiCMOS Technology and	BiMOS
Component:	Circuits Design Processes		

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for the	Bloom's	Program Outcome
	Course topics	Taxonomy	Addressed (PO #)
		Level	with BTL
CO1	Apply the basic knowledge of Physics and mathematics to understand the MOS Fabrication Process, MOS structure, MOS energy band, MOS Capacitance, MOSFET I-V characteristics, scaling and its effects.	Apply	PO1(L3)
CO2	Interpret and/or Illustrate the mechanism of operation of CMOS gates, latches and their delay with different delay models.	Apply	PO1 (L3)
CO3	Analyze MOS and CMOS circuits for noise margin, delay, power dissipation and threshold voltage.	Analyze	PO2 (L4)
CO4	Design the Combinational, Sequential and Dynamic MOS circuits for the given specifications and Simulate the circuits using modern tools.	Create	PO2, PO3,PO5, PO9,PO10(L6)

Text Book(s):

- **1.** CMOS Digital Integrated Circuits Analysis and Design, Sung Mo Kang, Yusuf Leblebici, 3rd edition, McGraw Hill Education 2003, ISBN-13: 978-0-07-053077-5, ISBN-10:0-07-053077-7.
- **2.** Basic VLSI Design, Douglas A. Pucknell, Kamran Eshraghian, 3rd edition 2006, PHI, ISBN: 978-81-203-0986-9.**Text Book(s):**

Reference Book(s):

- **1.** Introduction to VLSI Circuits and Systems, John .P. Uyemura, John Wiley, 3rd edition 2002. ISBN: 978-81-265-0915-7
- **2.** Principles of CMOS VLSI Design, Neil. H. E. Weste, Kamran Eshraghian, 3rd edition, Pearson Education 2005, ISBN:978-81-317-6467-1.



Department of Electronics & Communication Engineering

Web and Video link(s):

- **1.** https://archive.nptel.ac.in/courses/108/107/108107129/
- **2.** https://www.youtube.com/watch?v=Iv4Cj2A3ldw&list=PLuv3GM6-gsE3npYPJJDnEF3pdiHZT6Kj3&index=3

E-Bo	oks/I	Resou	rces:											
	1. http://brharnetc.edu.in/br/wp-content/uploads/2018/11/31.pdf													
	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
# 1	2												2	
# 2	3												3	
#3		2												2
# 4		2	2		2				1	1				2
	•	•	•				***	**						



Department of Electronics & Communication Engineering

Fundamentals of Object Oriented Language and Data Structures [As per Choice Based Credit System (CBCS) & OBE Scheme]

SEMESTER – V								
Course Code:	P22EC5031	Credits:	03					
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50					
Total Number of Teaching Hours:	40	SEE Marks:	50					

Course Learning Objectives: This course will enable the students to:

- Understand the significance of object oriented concepts.
- Apply the concept of class, objects and methods in Java.
- Illustrate usage of packages, string handling and exception handling in Java.
- Understand the fundamentals of Data Structures.
- Analyze problem and develop program using stacks and queues and applications like parenthesis matching and railroad car rearrangement.
- Develop programs using binary trees, their traversals, and implement priority queues using heaps.

UNIT – I 8 Hours

Fundamentals of Object Oriented Programming: Introduction, Object oriented paradigm, Basics concepts of object oriented programming, Benefits of object oriented programming, Applications of object oriented programming.

Java: Features, Simple Java Program, Java Program Structure, Data types, Operators overview.

Decision Making and Branching: if, if else, else if ladder, nesting of if else statements,

Decision Making and Looping: do, while, for, Jumps in loop

Text 1:1. 1.1-1.5, 2.2, 3.2, 3.5, 4.4, 4.5, 5.1-5.9, 6.2-6.7, 7.2-7.5.

1. Illustrate the application of variables Labelled Loops.. **Self-Study Component:**

UNIT - II 8 Hours

Classes, Objects and Methods: Introduction, Defining a class, Fields declaration, Methods declaration, Creating objects, Accessing class members, Constructors, Method Overloading, Static members, Nesting of Methods, Inheritance, Overriding methods.

Arrays: Creating array, 1D array and 2D array.

Text 1: 8.1-8.12, 9.2-9.3.

Self-Study 1. Use the concept of Inheritance to develop a java program using:

Component: subclasses.

> UNIT - III 8 Hours

Strings: String Arrays, String Methods.

Interfaces: Introduction, Defining interfaces, Extending interfaces, implementing interfaces Packages: Introduction, Java API packages, Using System packages, Naming conventions, creating packages, accessing a package, using a package, adding a class to a package.

Text 1: 9.5, 10.1-10.4, 11.1-11.8.

Self-Study 1. Develop a java program which access interface variables and String buffer class. **Component:**



Department of Electronics & Communication Engineering

UNIT – IV 8 Hours

Stacks: Definition and Applications, The Abstract Data Type, Array Representation- Linked Representation, Applications- Parenthesis Matching, Towers of Hanoi, Rearranging railroad cars.

Queues: Definition and Applications, The Abstract Data Type, Array Representation- Linked Representation, Applications- Railroad Car Rearrangement.

Text 2: 9.1,9.2,9.3,9.5,9.5.1,9.5.2,9.5.3,10.1,10.2,10.3,10.4,10.5,10.5.1.

Self-Study Component:

- 1. Understand the concept of Singly Linked Lists & Write a Java program for sorting using linked lists.
- 2. Explore the use of Data Structures in the application Rat in a Maze.

UNIT – V 8 Hours

The Greedy Method: Optimization Problems, The Greedy Method, Applications - Container Loading, 0/1 Knapsack Problem, Topological Sorting, Bipartite Cover, Single-Source Shortest Paths, Minimum-Cost Spanning Trees.

Divide and Conquer: The Method, Applications - Defective Chessboard, Merge Sort, Quicksort, Selection, Closest Pair of Points, Solving Recurrence Equations, Lower Bounds on Complexity - Lower Bound for the Minmax Problem, Lower Bound for Sorting.

Text 2: 18.1,18.2,18.3,18.3.1-18.3.6,19.1,19.2,19.2.1-19.2.5,19.3,19.4,19.4.1,19.4.2.

Self-Study Component:

- 1. Write a Java code to sort a given random number using the Divide & Conquer algorithm in Java.
- 2. Study the concept of Dynamic programming algorithms and highlights their advantages.

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Apply knowledge of programming in Java to understand the basic concept of object-oriented programming.	L3	PO1(L2)
CO2	Analyse the complex engineering problem and propose suitable programming solutions using features of object-oriented programming, arrays and strings.	L4	PO2(L4)
CO3	Develop a solution to engineering problems using suitable Data structure and algorithms.	L6	PO3(L6), PO4(L6)
CO4	Demonstrate the knowledge of problem solving either in team or individually to solve engineering problems using Java and its compiler	L5	PO5(L5), PO9(L3), PO10(L3)

Text Book(s):

- **1.** Programming with JAVA: A Primer, E Balagurusamy, 6th edition Tata McGraw Hill. ISBN 13: 978-93-5316-233-7, ISBN 10:-93-5316-233-5.
- **2.** Data Structures, Algorithms and Applications in JAVA SartajSahni, 2nd edition, Universities Press (India) Private Limited, 2005, ISBN 81-7371-523-8.



Department of Electronics & Communication Engineering

Reference Book(s):

- 1. The Complete Reference JAVA, J2SE, Herbert Schildt, 6th edition, Tata McGraw Hill, 2010. ISBN-0070598789.
- **2.** Data Structures and Algorithms in Python, Michael T. Goodrich, Roberto Tamassia, Michael H. Goldwasser, Wiley, 2013, ISBN-11-1829-027-5

Web and Video link(s):

- 1. Java Programming https://nptel.ac.in/courses/106/105/106105191/.
- 2. https://www.youtube.com/watch?v=8hly31xKli0.

E-Books/Resources:

- $1. \ \ \, \underline{https://books.google.co.in/books?id=a9q5AwAAQBAJ\&printsec=frontcover\#v=onepage\&q\&f=false.}$
- 2. https://books.google.co.in/books?id=aew7q_cMJRIC&pg=PR13&source=gbs_selected_pages&cad=1#v=onepage&q&f=false.

	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
# 1	3												3	
# 2		2												2
# 3			2	1										
# 4					3				1	1				



Department of Electronics & Communication Engineering

System Verilog									
[As per Choice Based Credit System (CBCS) & OBE Scheme]									
SEMESTER – V									
Course Code: P22EC5032 Credits: 03									
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50						
Total Number of Teaching Hours:	40	SEE Marks:	50						

Course Learning Objectives: This course will enable the students to:

- Develop an understanding of the System Verilog language constructs.
- Introduce the facilities and features of System Verilog for unified Design.
- Illustrate the testing and verification in System Verilog Design.
- Introduce the programming approach for testing and verification.
- Provide framework of System Verilog for functional coverage.

UNIT – I 8 Hours

Verification Guidelines: The Verification Process, Basic Test Bench Functionality, Directed testing, Methodology Basics, Constrained Random Stimulus, Functional Coverage, Testbench Components, Layered Test bench.

Data Types: Built-in Data Types, Fixed-Size Arrays, Dynamic Arrays, Queues, Associative Arrays, Linked Lists, Array Methods, Choosing a Storage Type, Creating New Types with typedef, Creating User-Defined Structures, Enumerated Types, Constants, Strings, Expression Width.

Procedural Statements and Routines: Procedural Statements, Tasks, Functions, and Void Functions, Task and Function Overview, Routine Arguments, Returning from a Routine, Local Data Storage, Time Values.

Text 1: 1.1,1.3-1.10,2.1-2.16, 3.1-3.7.

Self-Study	
Component:	

1. Analyze different Synthesizable Constructs in System Verilog. (Refer: Synthesizing System Verilog Busting the Myth that System Verilog is only for Verification by Stuart Sutherland and Don Mills)

UNIT – II 8 Hours

Basic OOPs: Your First Class, Where to Define a Class, Creating New Objects, Object De allocation, Using Objects, Class methods, Defining methods outside of the class. Static Variables vs. Global Variables, Scoping Rules, Using One Class inside Another, Understanding Dynamic Objects, Copying Objects, Public vs. Private Straying off Course, Building a Test bench.

Text 1: 5.3-5.18.

Self-Study Component:

1. Understand different System Verilog Macro's and their usage for developing System Verilog instances.

UNIT – III 8 Hours

Randomization and Constraints: Introduction, What to Randomize, Randomization in System Verilog, Constraint Details, Solution Probabilities, Controlling Multiple Constraint Blocks, Valid Constraints, In-line Constraints. The pre_randomize and post_randomize Functions, Random Number Functions, Constraints Tips and Techniques, Common Randomization Problems. Iterative and Array Constraints, Atomic Stimulus Generation vs. Scenario Generation, Random Control, Random Number Generators, Random Device Configuration.

Text 1: 6.1-6.17.

Self-Study	1. Using Randomization Methods Write a test bench in system verilog	
Component:		



Department of Electronics & Communication Engineering

UNIT – IV 8 Hours

Threads and Inter Process Communication: Working with Threads, Disabling Threads, Inter process Communication, Events, Semaphores, Mailboxes, Building a Test bench with Threads and IPC.

Text 1: 7.1-7.7.

Self-Study Component: **1.** Develop system verilog code using Built in class process and related methods to control the process in Inter Process Communication.

UNIT – V 8 Hours

Functional Coverage: Gathering Coverage Data, Coverage Types, Functional Coverage Strategies, Simple functional Coverage examples, Anatomy of a cover group, triggering a cover group. Data Sampling, Cross coverage, Generic cover groups, Coverage Options, Analyzing Coverage Data, and Measuring Coverage Statistics during simulation, System Verilog Assertions.

Text 1: 9.1-9.12, 4.8.

Self-Study	1.	Summarize	the	concepts	of	functional	coverage	constructs	and
Component:		functional co	overa	ige flow.					

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Apply the knowledge of Verilog and Digital Design to Understand the System Verilog language constructs.	L1	PO1, PO2, PO3 (L1)
CO2	Understand the System Verilog OOPs facilities and framework for the verification.	L1	PO2, PO3 (L1)
CO3	Develop programs by applying the System Verilog facilities and framework.	L3	PO1, PO3, PO4 (L3)
CO4	Explore and Understand Modern Software tools to perform different operations in System Verilog.	L3	PO1, PO2, PO5 (L3)
CO5	Interpret and analyze the given code for logical & design anomalies.	L4	PO10, PO12 (L4)

Text Book(s):

1. System Verilog for Verification: A Guide to Learning the Test bench Language Features, Chris Spear, Springer-Verlag New York, Inc, 3rd edition, ISBN 978-1-4614-0714-0, 2012.

Reference Book(s):

- **1.** Hardware Verification with System Verilog (An Object Oriented Framework), Mike Mintz and Robert Ekehndal, Springer, USA, ISBN 0-387-71738-2, 2007.
- 2. System Verilog For Design A Guide to Using System Verilog for Hardware Design and Modeling", Stuart Sutherland, Simon Davidmann and Peter Falke, Springer, USA, ISBN 9781475766820, 1475766823, 2013.

Web and Video link(s):

- 1. https://youtu.be/U18k9TDP5uw?si=gS3EMTBTFvoqj3LE
- 2. https://youtu.be/aNzTS1otRrs?si=XwJNweNiYcvxcTZ8

E-Books/Resources:

- 1. https://www.kobo.com/in/en/ebook/systemverilog-for-verification
- 2. https://www.chipverify.com/systemverilog/systemverilog-tutorial



	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	1	2	1										1	2
# 2		3	1											3
#3	1		2	1									1	
#4	2	2			2								2	2
# 5										2		2		
					•		***	**		•				



ГА		nputer Organiza Credit System (C	a tion CBCS) & OBE Schen	nel
[1]		SEMESTER – V		
Course Code:		P22EC5033	Credits:	03
Teaching Hours/	Week (L.T.P)	3:0:0	CIE Marks:	50
	Teaching Hours:	40	SEE Marks:	50
	Objectives: This co			50
_	_		ues of a digital comp	outer and compar
	nance of machine in		ues of a digital comp	puter and compar
-			I/O Davisas	
_	fferent ways of comm			
	w to perform comput	_		
		-	fferent bus structure	S.
• Illustrate c	lifferent Types of me	•	th their principles.	1 0 77
7 • 6:		<u>T – I</u>	ncepts, Performance.	8 Hours
Self-Study Component:	1. Prepare a recomputers.	eport on histori	cal perspectives of	electonic digita
00211 P 0120200	1	Γ – II		8 Hours
Instruction Set A				
	.rchitecture: (Conti	nued): Subroutin	es. Additional instru	ctions.
			es, Additional instru	
Basic Input/Out	put: Accessing I/O	Devices-I/O Dev	ice Interface, Progra	m Controlled I/O
Basic Input/Out	out: Accessing I/O land and Disabling Interest	Devices-I/O Deverrupts, Handling	ice Interface, Progra Multiple Devices, E	m Controlled I/Oxceptions.
Basic Input/Output Interrupts-Enablin Input/Output	out: Accessing I/O land and Disabling Interpretation: But	Devices-I/O Deverrupts, Handling	ice Interface, Progra	m Controlled I/Oxceptions.
Basic Input/Out ₁ Interrupts-Enablir Input/Output Asynchronous Bu	out: Accessing I/O land and Disabling Interpretation: But s, Arbitration.	Devices-I/O Deverrupts, Handling Structure,	ice Interface, Progra Multiple Devices, E Bus Operation-Sy	m Controlled I/C xceptions. nchronous Bu
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7,	out: Accessing I/O land and Disabling Interpretation: But s, Arbitration. 2.8.Ch 3:3.1.1,3.1.2	Devices-I/O Deverrupts, Handling Structure, 2,3.2.1,3.2.2,3.2.6	ice Interface, Progra Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2.	m Controlled I/C exceptions. enchronous Bu
Basic Input/Output Interrupts-Enablin Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study	out: Accessing I/O land and Disabling Interpretation: But s, Arbitration. 2.8.Ch 3:3.1.1,3.1.2	Devices-I/O Deverrupts, Handling Structure, 2,3.2.1,3.2.2,3.2.6	ice Interface, Progra Multiple Devices, E Bus Operation-Sy	m Controlled I/C exceptions. enchronous Bu
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7,	out: Accessing I/O Ing and Disabling Interpretation: But s, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand t	Devices-I/O Deverrupts, Handling s Structure, 2,3.2.1,3.2.2,3.2.6 the interconnection	ice Interface, Progra Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2.	m Controlled I/C exceptions. enchronous Bu 2,7.3 USB, SATA
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component:	out: Accessing I/O Ing and Disabling Interpretation: But s, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT	Devices-I/O Deverrupts, Handling Structure, 2,3.2.1,3.2.2,3.2.6 he interconnection	ice Interface, Progra Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as	m Controlled I/Coxceptions. Variable of the control
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As	out: Accessing I/O Ing and Disabling Interpretation: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT seembly Process, Load	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.6 T – III adding and Execut	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as	m Controlled I/C exceptions. I/Onchronous Bu 2,7.3 USB, SATA 8 Hours I, The Linker,
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous But Text 1: Ch 2:2.7, Self-Study Component: Software: The Ast Libraries, The Co	out: Accessing I/O Ing and Disabling Interpretation: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNITE Seembly Process, Loampiler, The Debugger	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.0 he interconnection T – III adding and Executer, Using a High-	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as level Language for I	m Controlled I/Coxceptions. I/nchronous Bu 2,7.3 USB, SATA 8 Hours I, The Linker, I/O Tasks,
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The Ast Libraries, The Co Interaction between	out: Accessing I/O Ing and Disabling Interpretation: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNITE Seembly Process, Loampiler, The Debugger	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.0 he interconnection T – III adding and Executer, Using a High-	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as	controlled I/Coxceptions. I/nchronous Business 2,7.3 USB, SATA 8 Hours 7, The Linker, 1/O Tasks,
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As Libraries, The Co Interaction betwee Text 1: 4.1 - 4.9	out: Accessing I/O Ing and Disabling Interpretation: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT seembly Process, Loampiler, The Debugger Assembly Languar	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.6 T – III ading and Executer, Using a Highage and C Langua	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as level Language for I	controlled I/Coxceptions. I/nchronous Business 2,7.3 USB, SATA 8 Hours 7, The Linker, 1/O Tasks,
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As Libraries, The Co Interaction betwee Text 1: 4.1 - 4.9 Self-Study	out: Accessing I/O Ing and Disabling Interpretation: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNITE Seembly Process, Loampiler, The Debugger	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.6 T – III ading and Executer, Using a Highage and C Langua	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as level Language for I	controlled I/Coxceptions. I/nchronous Business 2,7.3 USB, SATA 8 Hours 7, The Linker, 1/O Tasks,
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As Libraries, The Co Interaction betwee Text 1: 4.1 - 4.9	out: Accessing I/O Ing and Disabling Interest Organization: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT Seembly Process, Loampiler, The Debugger Assembly Languar	Devices-I/O Deverrupts, Handling s Structure, 2,3.2.1,3.2.2,3.2.6 he interconnection F – III adding and Executer, Using a High-age and C Languarelining	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as level Language for I	m Controlled I/Oxceptions. Inchronous Bu 2,7.3 USB, SATA 8 Hours I, The Linker, I/O Tasks, I/O Ta
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As Libraries, The Co Interaction betwee Text 1: 4.1 - 4.9 Self-Study Component:	out: Accessing I/O Ing and Disabling Interest Organization: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT Seembly Process, Los mpiler, The Debugger Assembly Languary 1. Basics of Piper UNIT	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.0 he interconnection T – III adding and Execute and C Languate and C Languate lining T – IV	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as sing Object Programs elevel Language for I age, The Operating S	m Controlled I/Coxceptions. I/nchronous Business 2,7.3 USB, SATA 8 Hours I, The Linker, I/O Tasks, I/O Tasks, I/O Tasks, I/O Tasks
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous But Text 1: Ch 2:2.7, Self-Study Component: Software: The Ast Libraries, The Co Interaction between Text 1: 4.1 - 4.9 Self-Study Component: Basic Processing	out: Accessing I/O Ing and Disabling Interest Organization: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT is sembly Process, Loampiler, The Debuggern Assembly Languary 1. Basics of Piper UNIT is Unit: Some Fundamental Some	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.0 he interconnection T – III adding and Executer, Using a High- age and C Langua elining T – IV damental Conce	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as ling Object Programs level Language for I age, The Operating S	m Controlled I/Oxceptions. I/O
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous But Text 1: Ch 2:2.7, Self-Study Component: Software: The Ast Libraries, The Conteraction between Text 1: 4.1 - 4.9 Self-Study Component: Basic Processing Components, Inst	put: Accessing I/O Ing and Disabling Intercorganization: But s, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNITE Seembly Process, Loampiler, The Debugger Assembly Languary I. Basics of Piper UNITE UNITE UNITE UNITED	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.0 he interconnection T – III adding and Executer, Using a High-age and C Languarelining T – IV damental Conce	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as sing Object Programs elevel Language for I age, The Operating S	m Controlled I/Oxceptions. I/O
Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As Libraries, The Co Interaction betwee Text 1: 4.1 - 4.9 Self-Study Component: Basic Processing Components, Inst Text 1: Ch 5:5.1	out: Accessing I/O lag and Disabling Interorganization: But s, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNITE Seembly Process, Loampiler, The Debuggern Assembly Languard. Basics of Piper UNITE UNITE Some Function Fetch and Extension F	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.0 he interconnection F – III Adding and Execute and C Languate and C Languate lining F – IV damental Concessed the content of the c	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as sing Object Programs elevel Language for I age, The Operating S pts, Instruction Execution	m Controlled I/O exceptions. I/nchronous Business 2,7.3 USB, SATA 8 Hours I, The Linker, I/O Tasks, I/O Tasks
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As Libraries, The Co Interaction between Text 1: 4.1 - 4.9 Self-Study Component: Basic Processing Components, Inst Text 1: Ch 5:5.1 Self-Study	out: Accessing I/O Ing and Disabling Interest Organization: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT is sembly Process, Loampiler, The Debuggern Assembly Languary 1. Basics of Piper UNIT is Unit: Some Fundamental Extension Fetch and Extension Extension Fetch and Extension Fetch a	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.0 he interconnection T – III adding and Executer, Using a Highage and C Languarelining T – IV damental Concertection Steps, Contrast performation	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as ling Object Programs elevel Language for I age, The Operating So pts, Instruction Execution of no	m Controlled I/O exceptions. I/nchronous Business 2,7.3 USB, SATA 8 Hours I, The Linker, I/O Tasks, I/O Tasks
Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As Libraries, The Co Interaction betwee Text 1: 4.1 - 4.9 Self-Study Component: Basic Processing Components, Inst Text 1: Ch 5:5.1	out: Accessing I/O Ing and Disabling Interest Organization: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT seembly Process, Loampiler, The Debugger en Assembly Languary. 1. Basics of Piper UNIT UNIT Some Fundament of the State of S.6. 1. Compare and comprocessor and processor and processo	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.6 he interconnection F – III adding and Executer, Using a Highage and C Languarelining F – IV damental Concentration Steps, Contrast performan pipelined process	Multiple Devices, E Bus Operation-Sy 5.Ch 7:7.1,7.2.1,7.2. on standards such as ling Object Programs elevel Language for I age, The Operating So pts, Instruction Execution of no	m Controlled I/Oxceptions. Inchronous Bu 2,7.3 USB, SATA 8 Hours I, The Linker, I/O Tasks, I/O Ta
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous But Text 1: Ch 2:2.7, Self-Study Component: Software: The Ast Libraries, The Co Interaction between Text 1: 4.1 - 4.9 Self-Study Component: Basic Processing Components, Inst Text 1: Ch 5:5.1 Self-Study Component:	out: Accessing I/O Ing and Disabling Interorganization: But s, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT seembly Process, Loampiler, The Debuggern Assembly Languar and Ing Unit: Some Fundamentation Fetch and Extension Fetch And Ex	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.0 he interconnection T – III adding and Execute and C Languate and C Lang	Multiple Devices, E Bus Operation-Sy S.Ch 7:7.1,7.2.1,7.2. On standards such as sing Object Programs elevel Language for I age, The Operating S ontrol Signals, Hardware evaluation of no sor.	m Controlled I/Oxceptions. I/O
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As Libraries, The Co Interaction between Text 1: 4.1 - 4.9 Self-Study Component: Basic Processing Components, Inst Text 1: Ch 5:5.1 Self-Study Component:	out: Accessing I/O Ing and Disabling Intercorganization: But s, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNITE Seembly Process, Loampiler, The Debugger Assembly Languary I. Basics of Piper UNITE UNITE UNITED In Compare and Comprocessor and UNITED IN Construction Fetch and Extension Fetch and E	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.6 he interconnection T – III adding and Executer, Using a Highage and C Languar elining T – IV damental Concertection Steps, Contrast performation pipelined process T – V Incepts, Semicon	Multiple Devices, Education-Symultiple Education-Symultiple Devices, Education-Symultiple Education-Symultiple Devices, Education-Symultiple	m Controlled I/Oxceptions. Inchronous Bu 2,7.3 USB, SATA 8 Hours I, The Linker, I/O Tasks, I/O Ta
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As Libraries, The Co Interaction between Text 1: 4.1 - 4.9 Self-Study Component: Basic Processing Components, Inst Text 1: Ch 5:5.1 Self-Study Components: The Memory Self-Study Components The Memory Self-Study Components	out: Accessing I/O Ing and Disabling Interorganization: But s, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNITED Seembly Process, Loampiler, The Debugger Assembly Languary I. Basics of Piper UNITED UNITED Seembly Processor and Extraction Fetch And Ext	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.6 he interconnection T – III adding and Executer, Using a Highage and C Languar elining T – IV damental Concertection Steps, Contrast performation pipelined process T – V Incepts, Semicon	Multiple Devices, E Bus Operation-Sy S.Ch 7:7.1,7.2.1,7.2. On standards such as sing Object Programs elevel Language for I age, The Operating S ontrol Signals, Hardware evaluation of no sor.	m Controlled I/Oxceptions. Inchronous Bu 2,7.3 USB, SATA 8 Hours I, The Linker, I/O Tasks, I/O Ta
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous But Text 1: Ch 2:2.7, Self-Study Component: Software: The Ast Libraries, The Co Interaction between Text 1: 4.1 - 4.9 Self-Study Component: Basic Processing Components, Inst Text 1: Ch 5:5.1 Self-Study Component: The Memory Simple Memories, Direct Memory Manager	Dut: Accessing I/O Ing and Disabling Interest Organization: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT Is sembly Process, Loanneller, The Debuggern Assembly Languary 1. Basics of Piper UNIT Is Unit: Some Fundamental Extension Fetch and Extension Fetch and Extension Fetch and Extension Fetch Incompare and Incompare and Incompare and Incompare Incompar	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.6 he interconnection T – III adding and Executer, Using a Highage and C Languar elining T – IV damental Concertection Steps, Contrast performation pipelined process T – V Incepts, Semicon	Multiple Devices, Education-Symultiple Education-Symultiple Devices, Education-Symultiple Education-Symultiple Devices, Education-Symultiple	m Controlled I/Oxceptions. Inchronous Bu 2,7.3 USB, SATA 8 Hours I, The Linker, I/O Tasks, I/O Ta
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous Bu Text 1: Ch 2:2.7, Self-Study Component: Software: The As Libraries, The Co Interaction between Text 1: 4.1 - 4.9 Self-Study Components, Inst Text 1: Ch 5:5.1 Self-Study Components, Inst Text 1: Ch 5:5.1 Self-Study Components Text 1: Ch 5:5.1 Self-Study Components	out: Accessing I/O Ing and Disabling Intercorganization: But s, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNITE seembly Process, Loampiler, The Debuggern Assembly Languar and Extension Fetch and	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.6 he interconnection F – III adding and Executer, Using a Highage and C Languar elining F – IV damental Concertection Steps, Contrast performation pipelined process F – V Incepts, Semicon Memory Hierarch	ice Interface, Programa Multiple Devices, E Bus Operation-Sy S.Ch 7:7.1,7.2.1,7.2. On standards such as cing Object Programs Devel Language for I age, The Operating Secontrol Signals, Hardward evaluation of no sor.	m Controlled I/Coxceptions. Inchronous Business And Business And Business And Business And Business And Business And Business Andrews
Basic Input/Output Interrupts-Enablir Input/Output Asynchronous But Text 1: Ch 2:2.7, Self-Study Component: Software: The Ast Libraries, The Co Interaction between Text 1: 4.1 - 4.9 Self-Study Components, Inst Text 1: Ch 5:5.1 Self-Study Components, Inst Text 1: Ch 5:5.1 Self-Study Components Memory Self-Study Components Memory Self-Study Components	Dut: Accessing I/O Ing and Disabling Interest Organization: But so, Arbitration. 2.8.Ch 3:3.1.1,3.1.2 1. Understand to UNIT Is sembly Process, Loanneller, The Debuggern Assembly Languary 1. Basics of Piper UNIT Is Unit: Some Fundamental Extension Fetch and Extension Fetch and Extension Fetch and Extension Fetch Incompare and Incompare and Incompare and Incompare Incompar	Devices-I/O Deverrupts, Handling as Structure, 2,3.2.1,3.2.2,3.2.6 he interconnection F – III adding and Executer, Using a Highage and C Languar elining F – IV damental Concertection Steps, Contrast performation pipelined process F – V Incepts, Semicon Memory Hierarch	ice Interface, Programa Multiple Devices, E Bus Operation-Sy S.Ch 7:7.1,7.2.1,7.2. On standards such as cing Object Programs Devel Language for I age, The Operating Secontrol Signals, Hardward evaluation of no sor.	m Controlled I/Coxceptions. Inchronous Business And Business And Business And Business And Business And Business And Business Andrews



Department of Electronics & Communication Engineering

Course	Course Outcomes: On completion of this course, students are able to:							
COs	Course Outcomes with Action verbs for the	Bloom's	Program Outcome					
	Course topics	Taxonomy	Addressed (PO #)					
		Level	with BTL					
CO1	Interpret the operation and organization of a	L2	PO1 (L2)					
	digital computer system using knowledge of							
	digital logic circuits.							
CO2	Apply instruction set architecture (ISA) concepts	L3	PO2 (L3)					
	to develop assembly language programs.							
CO3	Analyze the given assembly language code to	L4	PO3 (L4)					
	find out the outputs.							
CO4	Design and simulate functional units of	L6	PO5 (L6)					
	a computer using any suitable tool.							

Text Book(s):

1. Computer Organization and Embedded Systems, 6th Edition, Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Tata McGraw Hill. ISBN-13: 978-9355323729

Reference Book(s):

- 1. Computer Organization & Architecture, William Stallings, 9th Edition, PHI, 2013.
- **2.** Computer Systems Design and Architecture, Vincent P. Heuring & Harry F. Jordan, 2nd Edition, PearsonEducation, 2004.

Web and Video link(s):

- **1.** Introduction to Computer System and its Submodules https://nptel.ac.in/courses/106103068
- **2.** Computer Architecture and Organization, IIT Kharagpur by Prof. Indranil Sengupta and Prof. Kamalika Datta https://archive.nptel.ac.in/courses/106/105/106105163/

E-Books/Resources:

Computer Organization and Embedded Systems
 By Carl Hamacher, Zvonko Vranesic, Safwat Zaky
 http://library.lol/main/BBC56E03C87F1A67E4BBD7B510FF714F

				<u>(</u>	Cours	<u>e Artic</u>	<u>culatio</u>	on Matr	ix (CA	<u>(M)</u>				
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	2												2	
# 2		3												3
#3			3											
# 4					2									
							***	**						



Department of Electronics & Communication Engineering

ARM Processor							
[As per Choice Based Credit System (CBCS) & OBE Scheme]							
SEMESTER – V							
Course Code:	P22EC5034	Credits:	03				
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50				
Total Number of Teaching Hours:	40	SEE Marks:	50				

Course Learning Objectives: This course will enable the students to:

- Understand basic components of embedded systems and its characteristic attributes.
- Demonstrate the communication interface required to develop an embedded system.
- Understand Memory system, exceptions and interrupt control.
- Provide the knowledge of fault interrupt behavior, Cortex-M3 and Exceptions Programming.
- Develop a code for the embedded system using Embedded C.
- Choose proper IDE for the design and follow the recent trends in the embedded system design.

UNIT – I 8 Hours

Introduction to Embedded Systems: What is an Embedded System, Embedded Systems Overview, History of Embedded Systems, Classification of Embedded Systems, Major Application Area of Embedded Systems, Purpose of Embedded Systems

Introduction to ARM: What Is the ARM Cortex-M3 Processor, Background of ARM and ARM Architecture, Instruction Set Development, The Thumb-2 Technology and Instruction Set Architecture (ISA), Cortex-M3 Processor Applications

Programming in Embedded C: Embedded C, Compiler vs. Cross Compiler, Using C in Embedded C, Storage classes, Arrays and Pointers, Function Pointers, Structures and Unions, Pre-Processors and Macros, Constant Declarations, Volatile

Text 1: 1.1 - 1.6.

Text 2: 1.1 – 1.5, 9.3.1, 9.3.2, 9.3.3 9.3.3.3, 9.3.3.9, 9.3.3.12 - 9.3.3.16

_	 Study the C programming for advanced Cortex processors Discuss the various advantages of using Cortex-M3. 	•
P	UNIT – II	8 Hours

Overview of the Cortex-M3:

Fundamentals, Registers, Operation Modes, The Pipeline, A Detailed Block Diagram, Bus Interfaces on the Cortex-M3, Other Interfaces on the Cortex-M3, The External Private Peripheral Bus, Typical Connections, Reset types and Reset Signals

Memory Systems: Memory System Features Overview, Memory Maps, Memory Access Attributes, Default Memory Access Permissions, Bit-Band Operations, Unaligned Transfers, Exclusive Accesses, Endian Mode.

Text 2: 5.1-5.8, 6.1 - 6.7

Self-Study	1. Identify the advantages and disadvantages of big Endian a	nd little-			
Component:	Endian processor.				
_	2. Identify the different reset signals in Cortex-M3.				
	UNIT – III	8 Hours			

Exceptions: Exception Types, Definitions of Priority, Vector Tables, Interrupt Inputs and Pending Behavior, Fault Exceptions,

The NVIC and Interrupt Control: NVIC Overview, the Basic Interrupt Configuration, Example Procedures in Setting up an Interrupt, Software Interrupts

Interrupt Behavior: Interrupt/Exception Sequences, Exception Exits, Nested Interrupts, Tail-Chaining Interrupts, Late Arrivals, More on the Exception Return Value, Interrupt Latency, Faults Related to Interrupts.



Department of Electronics & Communication Engineering

Text 2: 7.1 - 7.5, 8.1 - 8.4, 9.1 - 9.8

Self-Study 1. Discuss the applications of Systick timer.

Component: 2. Understand the concept of supervisor calls and pendable service call

UNIT – IV 8 Hours

Cortex-M3 Programming: A Typical Development Flow, CMSIS, Linker Script , makefiles.

Embedded networks: communication interface. Onboard communication interface –I2C, SPI, UART. External communication interface- CAN and RS-485, USB, Bluetooth (BT). Need for Device drivers.

Text 1: 10.1 - 10.2, 10.4

Text 2: 2.4, 2.4.1.1 to 2.4.1.3, 2.4.2, 2.4.2.1, 2.4.2.2, 2.4.2.4, 2.4.2.5, 10.9

Self-Study Component:

- 1. Understand communication protocols implementation.
- 2. Design and develop any one communication protocol as per current industry need using Cortex-M3 and embedded C.

UNIT – V 8 Hours

Real-Time Operating System (RTOS) based Embedded System Design: Operating System Basics, Types of OS, Tasks, Process and Threads, Multiprocessing and Multitasking, Task Scheduling, Task Synchronization, how to Choose an RTOS. Debugging

Text 1:10.1 to 10.5, 10.8, 10.10.

Self-Study Component:

- **1.** Analyze Threads, Processes and Scheduling : Putting them all together with programming
- 2. Understand different methods of task communication.

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with <i>Action verbs</i> for the	Bloom's	Program Outcome
	Course topics	Taxonomy	Addressed (PO #)
		Level	with BTL
CO1	Apply the knowledge of basic Controller to	Implement	PO1(L2)
	understand the architecture, instruction set,		
	addressing modes, other features of ARM		
	cortex-M3 processor and C programming to		
	understand the concept of embedded C.		
CO2	Classify the different peripheral components	Examine	PO2(L3)
	associated with ARM cortex-M3 processor		
CO3	Illustrate the ARM processor based	Analyze	PO2(L2),
	applications, interrupts and exceptions		PO3(L2)
CO4	Develop the embedded system applications	Create	PO3(L4)
	for the given specification using the Basic		
	knowledge of cortex M-3 and using 'C'		
	Programming.		
CO5	Design solutions for real-world engineering	Integrate	PO5(L5)
	problems using modern tools ARM		
	applications using Modern tools.		

Text Book(s):

- 1. Introduction to Embedded Systems, Shibu K V, Tata McGraw Hill, 2nd Edition, ISBN 13: 978-0-07-014589-4.
- 2. The Definitive Guide to the ARM Cortex-M3 by Joseph Yiu, 2nd edition, Newnes, (Elsevier), ISBN:978-0-7506-8534-4,2007.

Reference Book(s):

1. Embedded Systems – A contemporary Design Tool, James K Peckol, John Wiley, 2008.



Department of Electronics & Communication Engineering

ISBN: 978-1-119-45750-3.

2.Embedded Systems Design, An Introduction to Processes, Tools, and Techniques by Arnold S. Berger ISBN:1578200733 CMP Books

Web and Video link(s):

- 1. https://youtu.be/TP1_F3IVjBc
- 2. https://nptel.ac.in/courses/108105057

E-Books/Resources:

 $\textbf{1.} \quad https://sushmatoravi.wordpress.com/wp-content/uploads/2017/08/233633895\ intro-to-embedded-systems-by-shibu-kv.pdf$

				Co	urse A	rticul	ation]	Matrix	(CAI	<u>M)</u>				
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
# 1	3												3	
# 2		3												3
# 3		2	2											2
# 4			2											
# 5					2				1					
	•	•		•		:	****	•		•	•			



Department of Electronics & Communication Engineering

Digital Signal Processing (Integrated)						
[As per Choice Based Credit System (CBCS) & OBE Scheme]						
S	SEMESTER – V					
Course Code:	P22EC504	Credits:	04			
Teaching Hours/Week (L:T:P):	3:0:2	CIE Marks:	50			
Total Number of Teaching Hours:	40	SEE Marks:	50			

Course Learning Objectives: This course will enable the students to:

- Provide the knowledge of DFT/ IDFT and its various properties.
- Explain the different Fast–Fourier–Transform (FFT) algorithms along with its applications.
- Understand the design procedure of IIR filters and FIR filters using different techniques.
- Design the IIR filters from analog filters using different methods.
- Implementation scheme of IIR and FIR filters using different methods.
- Exposure to different applications of DSP.

Discrete Fourier Transforms (DFT): Frequency Domain Sampling and Reconstruction of discrete-time Signals, Discrete Fourier Transforms, DFT as a linear transformation, its relationship with other transforms. Properties of DFT– Periodicity, linearity and Symmetry Properties, Multiplication of two DFTs—the circular convolution, use of DFT in linear filtering, overlap—save and overlap—add method.

Text 1:7.1.1 ,7.1.2, 7.1.3, 7.1.4, 7.2.1 7.2.2, 7.2.3, 7.3.1

Self-Study	1. Explore the Additional properties of DFT (circular-time shift,							
Component:	Circular- frequency shift, Time reversal, circular convolution,							
-	Parseval's relation).							
	2. Discuss the application of DFT.							
Practical	1. Develop MATLAB code for Computation of the N point DFT and							
Topics:	IDFT of a given sequence and to plot magnitude and phase							
	spectrum.							
	2. Develop MATLAB code Circular convolution of the two given							
	sequences without using function and using DFT and IDFT.							
	3. Develop MATLAB code for Linear convolution using DFT and							
	IDFT without using inbuilt function and simulate.							
	UNIT – II 8 Hours							

Fast–Fourier–Transform (FFT) Algorithms: Efficient computation of the DFT (FFT algorithms), Direct computation of DFT, Goertzel algorithm, and chirp–z transform. Radix–2 FFT algorithm for the computation of DFT and IDFT–decimation in–time and decimation–in –frequency algorithms.

Text 1: 8.1, 8.1.1, 8.1.2, 8.1.3, 8.1.5, 8.1.6, 8.2

	, , , , , , , , , , , , , , , , , , , ,
Self-Study	1. Using different tools develop simulations for applications of FFT
Component:	algorithm.
Practical	1. Develop MATLAB code for computing the frequency spectrum of a
Topics:	given sequence using FFT and IFFT.
	2. Develop MATLAB code for Autocorrelation and Cross correlation
	of the given sequence and verification of its properties.
	3. Develop MATLAB code for voice and Music. Plot the spectrum.



		UNIT - III	8 Hours							
FIR Fil	ilter Design: Characteristics of Practical Frequency Selective filters, FIR filter design:									
	troduction to FIR filters, design of FIR filters using – Rectangular and Hamming windows,									
	FIR filter design using frequency sampling technique									
	Text 1: 10.1.2, 10.2.1, 10.2.2, 10.2.3, 10.4									
Self-Stu		1. Explore the concept of Hanning window, I	Blackmann window							
Compo	•									
Practic		1. Design and Develop MATLAB code for FIR Filters to meet the								
Topics:		given specifications using Simulink.								
- · P - · · ·		2. Experiments Using Digital Signal Proce	essor (TMS320c54xx) and							
		Code Composer Studio (CCS).	,							
		a. Circular convolution of the two given se	equences.							
		UNIT - IV	8 Hours							
Design	of IIR	Filters From Analog Filters (Butterworth and C	hebyshev): Characteristics							
of com	monly	used analog filters - Butterworth and Chebyshev	filters, analog to analog							
		sformations. Impulse invariance method. Mappi								
Approx	imatior	of derivative (Bilinear transformation) method.								
Text 1:	10.3.1,	10.3.2, 10.3.3 ,10.3.4,10.4.1								
Self-Stu	udy	1. Understand the concept Matched z transform								
Compo	nent:	2. Understand and design the transform t								
		$\frac{s+3}{(s+1)(s+2)}$ to a digital filter using Matched Z	Z-Transform (T=0.5sec).							
Practic										
		1. Design and develop MATLAB code for III specifications using Simulink.	R Filters to meet the given							
Topics :	•	2. Experiment Using Digital Signal Proces	sor (TMS220C54vv) and							
		Code Composer Studio (CCS): Computation								
		given sequence.	on of the N Point DIVI of a							
		UNIT - V	8 Hours							
Implen	nentati	on of Discrete–Time Systems: Structures for IIR								
_		ct form II systems, cascade and parallel realization,	•							
		2, 9.3 Text 2: 12.1 to 12.8	Applications of DS1							
		1. Understand the concept Speech processing v	with different application							
Compo	-	1. Onderstand the concept speech processing v	with different application.							
Practic		1. Analyze the impulse response and step re	sponse of a system using							
Topics:		MATLAB/SIMULINK	sponse of a system asing							
- opios		2. Analyze the operation of Basic Comp	munication model using							
		Simulink. Noise: Add noise above 3	9							
		Interference suppression using 400 Hz tone.	· 1							
Course	Outco	mes: On completion of this course, students are able								
COs		e Outcomes with Action verbs for the Bloom's								
	Course	topics Taxonom	C							
		Level with BTL								
CO1	Apply	the knowledge of signals and system to L2	PO1(L2)							
	the sol	ve the DFT, FFT and Filters.								
CO2		entiate the DFT, FFT, IDFT, IFFT and L3	PO2(L3)							
		g techniques.								
CO3		te the discrete–time systems using L4	PO2(L2), PO3(L4)							
		s DSP approaches								
CO4	Design	the FIR & IIR filters for given L5	PO2(L2), PO3(L5)							



Department of Electronics & Communication Engineering

	specification.		
CO5	Conduct experiments to verify DSP concepts	L3	PO4(L4), PO5(L4),
	and applications of DSP using Hardware DSP		PO9(L2),PO109(L2)
	board		

Text Book(s):

- **1.** Digital Signal Processing—Principles Algorithms and Applications, Proakis & Monalakis, PHI / Pearson Education, 4th Edition, New Delhi, 2007. ISBN: 978-81-317-1000-5.
- **2.** Digital Signal Processing A. Nagoor Kani, McGraw Hill education, 2nd edition, 2012. ISBN-13: 978-0-07-008665-4. ISBN-10: 0-07-008665-6.

Reference Book(s):

- **1.** Discrete Time Signal Processing, Oppenheim and Schaffer, PHI, 2003, ISBN -10:9332535035, ISBN-13:9789332535039.
- **2.** Digital Signal Processing, S. K. Mitra, Tata Mc–Graw Hill, 3rd Edition, 2007. ISBN: 9780070667563, ISBN-007066756X.
- **3.** Digital Signal Processing, Lee Tan, Elsevier publications, 2007. ISBN-9780124159822, ISBN-9780124158931.
- 4. Digital Signal Processing using MATLAB, Sanjit K Mitra, TMH, 2001.
- 5. Digital Signal Processing using MATLAB, J.G. Proakis & Ingle, MGH, 2000

Web and Video link(s):

1. http://acl.digimat.in/nptel/courses/video/117102060/L01.html

E-Books/Resources:

- 1. http://libgen.rs/book/index.php?md5=8FA146CE83BC35BE9171560760124653
- **2.** http://libgen.rs/book/index.php?md5=D4D60EB785E913243C06C021246C2EE4

	<u>Course Articulation Matrix (CAM)</u>													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
# 1	2												2	
# 2	3												3	
#3		2	2											2
# 4			3											
# 5				1	2				1	1				
							:	*						



Department of Electronics & Communication Engineering

Control Systems								
[As per Choice Based Credit System (CBCS) & OBE Scheme]								
SEMESTER – V								
Course Code: P22EC505 Credits: 03								
Teaching Hours/Week (L:T:P): 3:0:0 CIE Marks: 50								
Total Number of Teaching Hours:	40	SEE Marks:	50					

Course Learning Objectives: This course will enable the students to:

- Obtain the mathematical model for electrical and mechanical systems.
- Determine the time domain and frequency domain response of systems.
- Deduce the transfer function from the block diagrams and signal flow graph.
- Evaluate the system stability by using the time domain and frequency domain Responses.
- Analyze electrical systems using state space models

	UNIT - I	8 Hours

Fundamental Concepts of Control Systems: Basic definitions of control systems, Classification, Open loop and closed loop systems,

Modeling of Systems: Differential equations of physical systems, Determinations of transfer function models for Electrical, Mechanical and Analogous systems.

Block Diagrams and Signal Flow Graphs: Transfer functions, Block diagram algebra, Signal Flow graphs (State variable formulation excluded).

Text 1: 1.1, 2.1, 2.2, 2.4, 2.5, 2.6, 2.7.

	IINIT_II & Hours	
Component:	2. Study the Dynamic of Robotic mechanism.	
Self-Study	1. Study the Application of Control Theory in non-engineering fields	5.

Time Domain (Transient and Steady State Response) Analysis of Feedback Control Systems: Standard test signals, Unit step response of First and second order systems.

Time Response Specifications: Transient response specifications of second order systems, steady state errors and static error constants.

Text 1: 5.1, 5.2, 5.3, 5.4, 5.5

		IINIT III	9 Попис			
		order systems.				
Component:	2.	Write the MATLAB program to find the time response of second				
Self-Study	1.	1. Design the second-order systems for the given specifications.				

Stability Analysis: Concepts of stability, asymptotic stability, necessary conditions for stability, Routh-Hurwitz stability criterion, Routh's tabulation, special cases when Routh's tabulation terminates prematurely.

Root Locus Techniques: The root locus concepts, summary of general rules for constructing Root Loci, Stability analysis.

Text 1: 6.1, 6.2, 6.4, 6.5, 6.6, 7.1, 7.2, 7.3

Self-Study	1. Write the MATLAB program to draw the Root Lo	ocus diagrams of
Component:	open loop transfer function of different systems. (F	Refer Text 2)
	IINIT - IV	8 Hours

Frequency-Response Analysis: Stability in the frequency domain: Introduction to frequency domain analysis, Experimental determination of transfer functions in Bode plots. Assessment of relative stability using bode Plots.

Polar Plot: Introduction to Polar plot and Nyquist plots, Nyquist stability criterion, Stability analysis using Polar plot, Numerical problems.

Text 1: 8.1, 8.4, 8.5, 8.6, 9.1, 9.2, 9.3, 9.4.



Department of Electronics & Communication Engineering

Self-Study	1. Write the MATLAB program to draw the Bode				
Component:	diagrams of open loop transfer function of different				
	systems. (Refer Text 2)				
	2. Study the Frequency response specifications-				
	resonant peak, resonant frequency and bandwidth				
UNIT - V 8 Hours					

Introduction to State variable analysis: Concepts of state, state variable and state models for electrical systems, Controllability and Observability, Derivation of transfer functions from the state model, Solution of state equations.

Text 1: 12.1, 12.2, 12.3, 12.6, 12.7

Self-Study	1. Obtain the time response for different state models.
Component:	

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for	Bloom's	Program Outcome
	the Course topics	Taxonomy	Addressed (PO #)
		Level	with BTL
CO1	Apply mathematical knowledge to	L2	PO1 (L2)
	determine the Transfer function of a		
	system.		
CO2	Analyze the stability of the system using	L3	PO2 (L3)
	time domain, frequency domain and state		
	variable techniques.		
CO3	Develop the mathematical models using	L4	PO3(L4)
	different techniques of state variables.		
CO4	Simulate the given linear control system	L5	PO5, PO9,PO10
	using MATLAB/SIMULINK.		(L5)

Text Book(s):

- **1.** Control Systems Engineering, I. J. Nagarath and M. Gopal, New Age International (P) Limited, 4th edition 2018, ISBN: 9789386070111; ISBN: 9386070111.
- **2.** Modern Control Engineering, K. Ogata, Pearson Education Asia/ PHI, 4th edition, 2002. ISBN 0-13-043245-8.

Reference Boo $\overline{k(s)}$:

- **1.** Automatic Control Systems, Benjamin C. Kuo, John Wiley India Pvt. Ltd., 8th edition, 2008, ISBN 978-81-203-4010-7
- **2.** Feedback Control System Analysis and Synthesis, J. J. D'Azzo and C. H. Houpis McGraw Hill, International student Edition, ISBN 13: 9780070161757

Web and Video link(s):

1. NPTEL course on "Introduction to System and Control" by Prof Ramakrishna Pasumarthy, IIT Madras https://nptel.ac.in/courses/108/106/108106098/

E-Books/Resources:

1. https://www.google.co.in/books/edition/Control_Systems_As_Per_Latest_Jntu_Sylla/VMBWs_8hyBgC?hl=en&gbpv=1&dq=control+systems+by+ij+nagrath&printsec=frontcover



	Course Articulation Matrix (CAM)													
CO	CO PO											PS		
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	3												3	
# 2		3												3
#3			3											
#4					1				1	1				



Department of Electronics & Communication Engineering

Circuit Simulation Laboratory [As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER – V Course Code: P22ECL506 Credits: 1 Teaching Hours/Week (L:T:P): 0-0-2 CIE Marks: 50 Total Number of Teaching Hours: Lecture :2 Hr, Exam: 2Hr SEE Marks: 50

Course Learning Objectives: This course will enable the students to:

- Learning computer aided design and simulation tools.
- Design and verification of circuits at system level.
- Capturing system requirements and optimize design.

Course Content

The design flow must consists of the following

PART -A

Draw the schematic and perform

Transient analysis using **PSpice simulator** for given specification

- 1. Clipper and Clamper Circuit
- 2. CMOS Inverter
- 3. Current Controlled Voltage Source
- 4. Voltage Controlled Current Source
- **5.** Summing Amplifier

PART -B

For the following set of experiments the design flow must consists of

- Draw the schematic
- Draw the PCB layout and verify with DRC
- Generate the Gerber file for given specifications
- 1. Inverting amplifier
- 2. Half wave Rectifier
- **3.** Monostable multivibrator
- **4.** Power supply design with regulators
- **5.** Astable multivibrator

Open ended experiments:

- 1. Temperature monitoring based on environmental condition.
- 2. Implement home automation with the help of relays.

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for the	Bloom's	Program Outo	come						
	Course topics	Taxonomy	O #)							
		Level	with BTL	4						
CO1	Apply the knowledge of engineering to	L3	PO1							
	simulate simple circuits, using Pspice OrCAD									
	tools to analyze circuit performance.									
CO2	Analyze circuit behavior and performance under	L4	PO2							
	various conditions, using Pspice OrCAD tools to									
	validate theoretical concepts and optimize designs.			PO5						
CO ₃	Design PCB for the basic analog and digital	L5	PO3							
	circuit using OrCAD tool after optimized									
	simulation results.									
CO4	Ability to demonstrating the given open ended	L6	PO4, PO9,							
	experiment design and simulation results.		PO10							



	Course Articulation Matrix (CAM)													
CO	CO PO													
	1	2	3	4	5	6	7	8	9	10	11	12	O1	O2
# 1	3												3	
# 2		2												2
#3			2											
# 4				1	3				1	1				
							***	**						•



Department of Electronics & Communication Engineering

Academic Year: 2024-25 Semester:	V	Scheme: P22	
Course Title: Internship			
Course Code: P22INT507	CIE Marks: -	CIE Weightage:	
Teaching hours/week (L:T:P)=0 : 0 : 0	SEE Marks:100 SEE Weightage: 100%		
Teaching hours of Pedagogy:	Exam Hours: 3 Hours		
Credits: 2			

All the students registered to III year of BE shall have to undergo a mandatory internship of 04 weeks during the vacation of IV semesters in industrial/Govt./NGO/MSME/Rural Internship/Innovation/Entrepreneurship/AICTE Intern Shala/College Partnered Industries. A Semester End Examination (Presentation followed by Question Answer session) shall be conducted during V semester and the prescribed credit shall be included in the V semester grade card. The internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take up/complete the internship shall be declared fail and shall have to complete during subsequent Semester End Examination after satisfying the internship requirements. (The faculty coordinator or mentor has to monitor the students' internship progress and interact to guide them for the successful completion of the internship.) Internship-II: SEE component will be the only seminar/Presentation and question answer session



Department of Electronics & Communication Engineering

Employability Enhancement Skills (EES) - V									
[As per Choice Based Credit System (CBCS) & OBE Scheme]									
SEMESTER – V									
Course Code:	P22HSMC508	Credits:	01						
Teaching Hours/Week (L:T:P): 0:2:0 CIE Marks: 50									
Total Number of Teaching Hours: 28 SEE Marks: 50									

Course Learning Objectives: This course will enable students to:

- Apply programming constructs of C language to solve the real-world problem.
- Explore user-defined data structures like arrays, structures and pointers in implementing solutions to problems.
- Design and Develop solutions to problems using functions.

UNIT – I	10 Hours

Problem solving through C -

Flow Control: If...else, for Loop, while Loop, break and continue, switch...case, goto, Control Flow Examples, Simple Programs.

Functions: Functions, User-defined Functions, Function Types, Recursion, Storage Class, Programs

Arrays: Arrays, Multi-dimensional Arrays, Arrays & Functions, Programs.

Self-Study	f-Study Variables and constants						
	UNIT – II	10 Hours					

Problem solving through C -

Pointers: Pointers, Pointers & Arrays, Pointers and Functions, Memory Allocation, Array & Pointer Examples.

Strings: String Functions, String Examples, Programs.

Self-Study	UNIT – III	8 Hours
	$\mathbf{O}\mathbf{M}\mathbf{I} = \mathbf{M}\mathbf{I}$	o mours

Problem solving through C -

Structure and Union: Structure, Struct & Pointers, Struct & Function, Unions, Programs.

Programming Files: Files Input/output

Trogramm	mining Pries. Thes input output							
Self-Study	Error handling during I/O operations.							
Course O	utcomes: On completion of this course, students are able to:							
CO – 1:	Apply suitable programming constructs of C language to solve the given problem.							
CO – 2:	Explore user-defined data structures like arrays in implementing solutions to							
	problems like searching and sorting.							
CO – 3:	Design and Develop solutions to problems using functions.							

Text Book(s):

- 1. The C Programming Language (2nd edition) by Brian Kernighan and Dennis Ritchie.
- 2. C in Depth by S K Srivastava and Deepali Srivastava.
- 3. Computer fundamentals and programming in c, "Reema Thareja", Oxford University, Second edition, 2017.

Reference Book(s):

1. E. Balaguruswamy, Programming in ANSI C, 7th Edition, Tata McGraw-Hill. Brian W. Kernighan and Dennis M. Ritchie, The 'C' Programming Language, Prentice Hall of India.

Web and Video link(s):

1. Problem Solving through Programming in C - https://archive.nptel.ac.in/courses/106/105/106105171/



CC	COURSE ARTICULATION MATRIX [Employability Enhancement Skills (EES) - V]											
COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO-1	2	2	2	-	-	-	-	-	-	-	-	-
CO-2	2	2	2	-	-	-	-	-	-	-	-	-
CO-3	2	2	1	-	-	-	-	-	-	-	-	-



Department of Electronics & Communication Engineering

Social Connect and Responsibility [As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER – V

Course Code:	P22UHV509	Credits:	01
Teaching Hours/Week (L:T:P):	1:0:0	CIE Marks:	100
Total Number of Teaching Hours:	25+5	SEE Marks:	

Course Outcomes: This course will enable the students to:

- **Identify** the needs of the community and involve them in problem solving.
- **Demonstrate** the knowledge about the culture and societal realities.
- **Develop** sense of responsibilities and bond with the local community.
- Make use of the Knowledge gained towards significant contributions to the local community and the society at large
- **Develop** among themselves a sense of social & civic responsibility & utilize their knowledge in finding practical solutions for individual and community problems.

PART-I

Plantation and adoption of a tree: Plantation of a tree that will be adopted for four years by a group of BE / B.Tech students. (ONE STUDENT ONE TREE) They will also make an excpert either as a documentary or a photo blog describing the plant's origin, its usage in daily life, its appearance in folklore and literature – Objectives, Visit, case study, report, outcomes.

PART-II

Heritage walk and crafts corner: Heritage tour, knowing the history and culture of the city, connecting to people around through their history, knowing the city and its craftsman, photo blog and documentary on evolution and practice of various craft forms - Objectives, Visit, case study, report, outcomes.

PART-III

Organic farming and waste management: Usefulness of organic farming, wet waste management in neighboring villages, and implementation in the campus.

PART-IV

Water conservation: Knowing the present practices in the surrounding villages and implementation in the campus, documentary or photoblog presenting the current practices — Objectives, Visit, case study, report, outcomes.

PART-V

Food walk: City's culinary practices, food lore, and indigenous materials of the region used in cooking – Objectives, Visit, case study, report, outcomes.

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Identify the needs of the community and involve them in problem solving.	Knowledge / Apply	L1 & L3



CO2	Demonstrate the knowledge about the culture and societal realities.	Understand	L2
CO3	Develop sense of responsibilities and bond with the local community	Apply	L4
CO4	Make use of the Knowledge gained towards significant contributions to the local community and the society at large.	Apply	L4
CO5	Develop among them selves a sense of social & civic responsibility & utilize their knowledge in finding practical solutions for individual and community problems.	Create	L6



Department of Electronics & Communication Engineering

National service scheme (NSS)								
[As per Choice Based Credit System (CBCS) & OBE Scheme]								
	SEMESTER - V							
Course Code:	P22NSS510	Credits:	00					
Teaching Hours/Week (L:T:P):	0:0:2	50						
Total Number of Teaching Hours:	20-24 Hrs	SEE Marks:	50					

Course Outcomes (COs):

Upon successful completion of this course, students will be able to:

- **CO1: Design sustainable rural water systems:** Analyze rural water challenges and design/implement sustainable water management systems.
- **CO2: Contribute to national initiatives:** Develop and implement projects that contribute meaningfully to national government initiatives.
- **CO3: Plan public awareness campaigns:** Design and implement effective public awareness campaigns on social and environmental issues.
- **CO4: Apply engineering to community development:** Integrate engineering knowledge to develop solutions for water management, national initiatives, and public awareness.
- **CO5: Demonstrate social responsibility:** Articulate understanding of social responsibility and ethical engagement in community development work.

Course Description: This course focuses on practical strategies for community development and social responsibility, covering sustainable water management, contributions to national initiatives, public awareness campaigns, and fostering social connections. It emphasizes project planning, implementation, and community engagement.

Course Content:

- Developing sustainable water management systems for rural areas and outlining implementation approaches.
- Contributing to national-level initiatives of the Government of India (e.g., Digital India, Skill India, Swachh Bharat, Atmanirbhar Bharat, Make in India, Mudra scheme).
- Conducting public awareness campaigns under rural outreach programs (minimum 5 programs).
- Developing social connect and understanding of social responsibilities.



Department of Electronics & Communication Engineering

Physical Education (Sports & Athletics) – I [As per Choice Based Credit System (CBCS) & OBE Scheme]								
-	SEMESTER - V							
Course Code:	P22PED510	Credits:	00					
Teaching Hours/Week (L:T:P):	0:0:2 CIE Marks		50					
Total Number of Teaching Hours:	20-24 Hrs	SEE Marks:	50					

Course Outcomes: At the end of the course, the student will be able to

- 1. Understand the fundamental concepts and skills of Physical Education, Health, Food, Nutrition and general fitness
- 2. Familiarization of health-related Exercises, Sports for overall growth and development
- 3. Create a foundation for the professionals in Physical Education and Sports
- 4. Participate in the competition at regional/state / national / international levels.
- 5. Understand and practice of specific games and athletic throwing events.

Module I: Orientation

4 Hours

- 1. Fitness
- 2. Food & Nutrition

Module II: General Fitness & Components of Fitness

4 Hours

- 1. Agility Shuttle Run
- 2. Flexibility Sit and Reach
- 3. C. Cardiovascular Endurance Harvard step Test

Module III: Specific games (Any one to be selected by the student)

16 Hours

- 1. Badminton (Fore hand low/high service, back hand service, smash, drop)
- 2. Basketball (Dribbling, passing, shooting etc.)
- 3. Athletics (Field events Throws)



Department of Electronics & Communication Engineering

Yoga [As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER - V								
Course Code:	P22YOG510	Credits:	00					
Teaching Hours/Week (L:T:P):	0:0:2	CIE Marks:	50					
Total Number of Teaching Hours:	20-24 Hrs	SEE Marks:	50					

Course Outcomes (COs):

Upon successful completion of this course, students will be able to:

CO1: Understand Ashtanga Yoga: Explain the role and importance of Asana, Pranayama, and Pratyahara.

CO2: Perform Yoga practices safely: Execute Suryanamaskar, selected Asanas, Kapalabhati, and

Pranayama techniques with correct technique, breathing, and safety awareness.

CO3: Analyze Yoga's effects: Describe the benefits and risks of practiced techniques and their impact on body and mind.

CO4: Apply Yoga for performance and well-being: Integrate Yoga to improve physical and Mental performance, and manage stress.

CO5: Understand the interplay of Yoga elements: Articulate the connection between Asanas, Pranayama, and mental focus.

Course Description: This course delves into the practical application of Yoga for enhancing physical and mental performance, as well as fostering holistic well-being. It covers key components of Ashtanga Yoga, with a focus on Asana, Pranayama, and an introduction to Pratyahara. Practical training includes Suryanamaskar, a range of Asanas, Kapalabhati, and specific Pranayama techniques. The course aims to provide students with tools for stress management, improved focus, enhanced physical resilience, and a greater sense of self- awareness.

Course Content:

- Ashtanga Yoga: Asana, Pranayama, Pratyahara (brief introduction)
- **Survanamaskar:** 12 counts, 6 rounds
- Asanas:
 - o Sitting: Ardha Ushtrasana, Vakrasana, Yogamudra in Padmasana
 - Standing: Urdhva Hastotthanasana, Hastapadasana, Parivritta Trikonasana, Utkatasana
 - o Supine: Sarvangasana, Chakrasana, Pavanamuktasana
- **Kapalabhati:** 60 strokes/min, 3 rounds
- **Pranayama:** Ujjayi, Sheetali, Sheektari

Meaning, Need, importance of Prana yama. Di fferent types. Meaning by name, technique, precautionary measures and benefits of each Pranayama



٠	_	MOS VLSI Desig		
[As per Choice		,) & OBE Scheme]	
Course Code:	SEN	IESTER – VI P22EC601	Credits:	03
Teaching Hours/Week (L:T:1	D).	3:0:0	CIE Marks:	50
Total Number of Teaching H	-	40	SEE Marks:	50
Course Learning Objectives:				30
 Understand the basic M 				
 Apply small signal and 		<u></u>		z analycie z
MOS circuits.	large signa	ii iiiodeis iii die id	ow and mgn frequency	y anarysis (
 Understand the working 	a mechanic	m and significan	ce of the Current mir	ore in MO
circuits.	g meenams	in and significant	ce of the Current min	.013 111 1410
 Analyze and Design the 	Oneration	al amplifiers and a	nscillators	
7 maryze and Design the	UNIT		OSCIII ators	8 Hour
Single- Stage Amplifiers: MC			ncents Common_Sou	
Source Follower, Common–Ga			icepts, common bou	ice stage,
Text 1: 2.4, 3.1to 3.5	Diago, C	ascoue singe.		
Self-Study Component:	1. Г	Design and simul	ate a single stage A	mplifier fo
sen study component.		<u> </u>	ts across different t	-
	_	ote the limitation		
	UNIT			8 Hour
Differential Amplifiers: Singl			peration. Basic Difference	ential Pair.
Common-Mode Response, Dif	forontial Do	ir with MOS I as	de Gilbert Cell	
	ierenuai Pa	ui wiui MOS Loa	us. Onden Cen.	
.	ieieiiliai Pa	iii witii MOS Loa	us, Gilbert Cell.	
Text 1: 4.1 to 4.3, 4.4 to 4.5			ze the Difference Am	olifier.
		Explore and analyz	· 	
Text 1: 4.1 to 4.3, 4.4 to 4.5	1. E	Explore and analyz – III	ze the Difference Amp	8 Hour
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component:	1. E	Explore and analyz – III	ze the Difference Amp	8 Hour
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors.	1. E UNIT - Mirrors:	Explore and analyz – III Basic Current M	ze the Difference Amp	8 Hour ent Mirror
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou	1. E UNIT - Mirrors:	Explore and analyze - III Basic Current Morenation	ze the Difference Amp Mirrors Cascode Currons, Miller Effect, As	8 Hour ent Mirror
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp	1. E UNIT - Mirrors: bliffiers: Generic stage and	Explore and analyz - III Basic Current M neral Considerationd Source Follow	ze the Difference Amp Airrors Cascode Currons, Miller Effect, Asers.	8 Hour ent Mirror essociation
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3	1. E UNIT - Mirrors: Diffiers: Generic stage and	Explore and analyze - III Basic Current Moreral Consideration of Source Follow Study and underst	Ze the Difference Amplirrors Cascode Currons, Miller Effect, Asers.	8 Hour ent Mirror essociation
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3	1. E UNIT - Mirrors: Diffiers: Generic stage and the stage	Explore and analyze - III Basic Current Moneral Consideration Study and understance of the second control o	ze the Difference Amp Airrors Cascode Currons, Miller Effect, Asers.	8 Hour ent Mirror essociation of calculating
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3	1. E UNIT - Mirrors: diffiers: Generic stage and stage	Explore and analyz - III Basic Current Moneral Consideration Source Follow Study and understance Follow Study and understance Follow Study and Understance Follow Study and Ceros	Ze the Difference Amplirrors Cascode Currons, Miller Effect, Asers.	8 Hour ent Mirror essociation of calculatinalysis of i
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3	1. E UNIT - Mirrors: Diffiers: Generic stage and Property of the property of t	Explore and analyze — III Basic Current Meral Consideration Source Follow Study and understated and Zeros Ref: Ch.10 of Ne	Ze the Difference Ampliference Ampliference Ampliference Currons, Miller Effect, Assers. Eand the procedure of a long with the anatomic twork Analysis, 3 rd ed	8 Hour ent Mirror essociation of calculatinalysis of i
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou	1. E UNIT - Mirrors: Diffiers: Generate stage and the sta	Explore and analyze III Basic Current Meneral Consideration Source Follow Study and understance and Service functions and Zeros Ref: Ch.10 of New Yalkenburg, PHI.)	Ze the Difference Ampliference Ampliference Ampliference Currons, Miller Effect, Assers. Eand the procedure of a long with the anatomic twork Analysis, 3 rd ed	8 Hour ent Mirror ssociation of f calculatinalysis of i
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component:	1. E UNIT - Mirrors: Slifiers: Generic stage and stage	Explore and analyze - III Basic Current Moneral Consideration Source Follow Study and understated and Source function Poles and Zeros Ref: Ch.10 of Network Jakenburg, PHI.) - IV	Ze the Difference Amplirrors Cascode Currons, Miller Effect, Asers. Eand the procedure of a salong with the anattwork Analysis, 3 rd ed	8 Hourent Mirror essociation of calculatinalysis of in M.E. Valle 8 Hour
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component: Frequency Response of Amp	1. E UNIT - Mirrors: Slifiers: Generic stage and stage	Explore and analyze - III Basic Current Moneral Consideration Source Follow Study and understated and Source function Poles and Zeros Ref: Ch.10 of Network Jakenburg, PHI.) - IV	Ze the Difference Amplirrors Cascode Currons, Miller Effect, Asers. Eand the procedure of a salong with the anattwork Analysis, 3 rd ed	8 Hourent Mirror essociation of calculatinalysis of in M.E. Valle 8 Hour
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component: Frequency Response of Amp Pair.	1. E UNIT - Mirrors: Olifiers: Generic stage and stage a	Explore and analyze III Basic Current Moneral Consideration of Source Follow Study and understance of Setwork function of Setwork functions Poles and Zeros Ref: Ch.10 of Ne Valkenburg, PHI.) IV mmon Gate stage	Ze the Difference Amplirrors Cascode Currons, Miller Effect, Assers. Eand the procedure of a along with the anattwork Analysis, 3 rd ed	8 Hourent Mirror ssociation of calculatinalysis of in M.E. Valle B. Hourent Differential
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component: Frequency Response of Amp Pair. Operational Amplifiers: Gen	1. E UNIT - Mirrors: clifiers: General considerations of the consideration of the considerat	Explore and analyze-III Basic Current Moneral Consideration Source Follow Study and understated and Source Follow Study and Understated Setwork function Poles and Zeros Ref: Ch.10 of Network Full (Network Poles and Poles an	Ze the Difference Amplirrors Cascode Currons, Miller Effect, Assers. Eand the procedure of a along with the anattwork Analysis, 3 rd ed	8 Hourent Mirror ssociation of calculatinalysis of in M.E. Valle B. Hour Differenti
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component: Frequency Response of Amp Pair. Operational Amplifiers: Ger Gain Boosting, Comparison, C	1. E UNIT - Mirrors: clifiers: General considerations of the consideration of the considerat	Explore and analyze-III Basic Current Moneral Consideration Source Follow Study and understated and Source Follow Study and Understated Setwork function Poles and Zeros Ref: Ch.10 of Network Full (Network Poles and Poles an	Ze the Difference Amplirrors Cascode Currons, Miller Effect, Assers. Eand the procedure of a along with the anattwork Analysis, 3 rd ed	8 Hourent Mirror ssociation of calculatinalysis of in M.E. Valle B. Hourentie Differenties
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component: Frequency Response of Amp Pair. Operational Amplifiers: Ger Gain Boosting, Comparison, C Text 1: 6.4-6.6, 9.1 to 9.6	1. E UNIT - Mirrors: Clifiers: General consideration of the common Modern and the common	Explore and analyze-III Basic Current Moneral Consideration Source Follow Study and understance Follow And Source Follow Study and Understance Stu	Ze the Difference Amplirrors Cascode Currons, Miller Effect, Assers. Eand the procedure of a along with the anattwork Analysis, 3 rd ed e, Cascode Stage and age op-amp, Two stages	8 Hourent Mirror essociation of calculatinallysis of in M.E. Valle Bourenting
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component: Frequency Response of Amp Pair. Operational Amplifiers: Ger Gain Boosting, Comparison, C	1. E UNIT - Mirrors: lifiers: Genree stage and stage an	Explore and analyze-III Basic Current Moneral Consideration Source Follow Study and understated and Zeros Ref: Ch.10 of New Yalkenburg, PHI.) - IV mmon Gate stage derations, One stode feedback, and and explore	Ze the Difference Amplifirors Cascode Currons, Miller Effect, Asers. Eand the procedure of a salong with the anattwork Analysis, 3 rd ed e, Cascode Stage and age op-amp, Two states the design of Fully	8 Hour ent Mirror essociation of f calculatinalysis of in n, M.E. Va 8 Hour Differentinage op-amy
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component: Frequency Response of Amp Pair. Operational Amplifiers: Ger Gain Boosting, Comparison, C Text 1: 6.4-6.6, 9.1 to 9.6	1. E UNIT - Mirrors: lifiers: General stage and the stage	Explore and analyze III Basic Current Moneral Consideration Source Follow Study and understand Service and Zeros Ref: Ch.10 of New Yalkenburg, PHI.) IV mmon Gate stage derations, One stage derations, One stage and explore AMP System of the AMP System of the III	dirrors Cascode Currons, Miller Effect, Assers. The analysis of the design of Fully Cirrus Logic International Control of the design of Fully Cirrus Logic International Currons and Cascode Stage and Cascode St	8 Hour ent Mirror ssociation of f calculatir alysis of i n, M.E. Va 8 Hour Differenti age op-am
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component: Frequency Response of Amp Pair. Operational Amplifiers: Ger Gain Boosting, Comparison, C Text 1: 6.4-6.6, 9.1 to 9.6	1. E UNIT- Mirrors: Olifiers: General stage and the stage	Explore and analyze III Basic Current Moneral Consideration Source Follow Study and understand Setwork function Poles and Zeros Ref: Ch.10 of Network Falkenburg, PHI.) – IV mmon Gate stage derations, One stage derations, One stage stage stage and explore AMP System of St. US20180062583	dirrors Cascode Currons, Miller Effect, Assers. The analysis of the design of Fully Cirrus Logic International Control of the design of Fully Cirrus Logic International Currons and Cascode Stage and Cascode St	8 Hourent Mirror essociation of calculatinal size of in the second size of the second siz
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common soutext 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component: Frequency Response of Amp Pair. Operational Amplifiers: Ger Gain Boosting, Comparison, Comparison, Comparison, Comparison, Comparison, Comparison, Component:	1. E UNIT - Mirrors: lifiers: Genree stage and stage an	Explore and analyze III Basic Current Moneral Consideration Source Follow Study and understated and Zeros Ref: Ch.10 of New Yalkenburg, PHI.) IV IN INTERPOLATION OF STATE	Ze the Difference Amplirrors Cascode Currons, Miller Effect, Asers. Eand the procedure of a salong with the anatomic twork Analysis, 3 rd ed e, Cascode Stage and age op-amp, Two states the design of Fully Cirrus Logic International SA1).	8 Hourent Mirror essociation of calculatinal essociation of calculatination of calc
Text 1: 4.1 to 4.3, 4.4 to 4.5 Self-Study Component: Passive and Active Current Active Current Mirrors. Frequency Response of Amp Poles with Nodes Common sou Text 1:5.1 to 5.3 and 6.1-6.3 Self-Study Component: Frequency Response of Amp Pair. Operational Amplifiers: Ger Gain Boosting, Comparison, C Text 1: 6.4-6.6, 9.1 to 9.6	1. E UNIT - Mirrors: lifiers: Genree stage and stage an	Explore and analyze III Basic Current Moneral Consideration Source Follow Study and understated and Zeros Ref: Ch.10 of New Yalkenburg, PHI.) IV IN INTERPOLATION OF STATE	Ze the Difference Amplirrors Cascode Currons, Miller Effect, Asers. Eand the procedure of a salong with the anatomic twork Analysis, 3 rd ed e, Cascode Stage and age op-amp, Two states the design of Fully Cirrus Logic International SA1).	8 Hourent Mirror essociation of calculatinal size of in the second of th



Department of Electronics & Communication Engineering

Oscillators, Mathematical Model of VCOs.

Text 1: 9.7 to 9.9 14.1 to 14.5 (excluding 14.4.1-14.4.2)

Self-Study 1. Read and explore the Qualcomm VCO design.

Component:

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs	Bloom's	Program
	for the Course topics	Taxonomy Level	Outcome Addressed (PO #) with BTL
CO1	Apply the knowledge of basic principles of devices and circuits to understand MOS devices models, operation of amplifiers and oscillators.	Apply	PO1 (L3)
CO2	Analyze the MOS circuits for input impedance, output impedance, gain and frequency response.	Analyze	PO2 (L4)
CO3	Investigate the prescribed analog CMOS circuits through simulation using EDA tools and present a report.	Evaluate	PO4 (L5), PO5, PO9, PO10
CO4	Develop a single stage amplifiers, current mirror, differential amplifier and oscillator for the given specifications.	Create	PO3 (L6)

Text Book(s):

1. Design of Analog CMOS Integrated Circuits, Behzad Razavi, Tata McGraw Hill, Indian Edition, 2008, ISBN: 0-07-238032-2.

Reference Book(s):

- **1.** CMOS Analog Circuit Design, Phillip E. Allen, Douglas R. Holberg, Oxford University Press, 3rd edition 2011, ISBN: 9780199765072.
- **2.** CMOS Circuit Design, Layout and Simulation, R. Jacob Baker, Harry W. Li, David E. Boyce, Prentice Hall of India, 1st edition 2005, ISBN-13: 978-0780334168

Web and Video link(s):

- 1. https://nptel.ac.in/courses/117/101/117101105/
 - (By Prof. A N Chandorkar, IIT, Bombay)
- **2.** https://nptel.ac.in/courses/108/106/108106105/ (By Prof. Aniruddhan S, IIT, Madras) SWAYAM:
- **3.** https://swayam.gov.in/nd1_noc20_ee13/preview (By Prof. Hardik Jeetendra Pandya, IISC, Bengaluru).
- **4.** https://www.youtube.com/@AliHajimiriChannel (By Prof. Ali Hajimiri, California Institute of Technology, Chicagos)

E-Books/Resources:

1. https://books.google.co.in/books?hl=en&lr=&id=hl6JZ8DKlFwC&oi=fnd&pg=PA1 &dq=Design+of+Analog+CMOS+Integrated+Circuits%E2%80%9D,+Behzad+Razav i,+Tata+McGraw+Hill,+Indian+Edition,+2008,+ISBN:0-07-238032-2.&ots=GvxTC spLQf&sig=QjG2LFBtTCKMChk8RpXRCSlAn4U&redir_esc=y#v=onepage&q&f=false



	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	3												3	
# 2		2												2
#3				1	2				2	2				
# 4			1											
					•	*	****					•		



Department of Electronics & Communication Engineering

ITC and Multimedia								
[As per Choice Based Credit System (CBCS) & OBE Scheme]								
S	EMESTER – VI							
Course Code:	P22EC6021	Credits:	03					
Teaching Hours/Week (L:T:P): 3:0:0 CIE Marks: 50								
Total Number of Teaching Hours:	40	SEE Marks:	50					

Course Learning Objectives: This course will enable the students to:

- Provide the knowledge of probability, information theory and source coding theorem..
- Analyze the efficient data compression methods and describe the most efficient compression method.
- Develop the channel model and channel capacity theorem.
- Describe the linear block codes, cyclic codes, BCH codes and Reed-Solomon codes.
- Explain the types of multimedia network and its applications.
- Describe the digitization principles of text and images and provide the understanding of digitization techniques of audio.

Information Theory and Source Coding: Introduction to Information Theory, Uncertainty and Information, Average Mutual Information and Entropy, Information Measures for Continuous Random Variables, Relative Entropy, Source Coding Theorem, Huffman Coding, Shannon-Fano-Elias Coding, Arithmetic Coding, The Lempel-Ziv Algorithm, Run Length Encoding, Rate Distortion Function, Optimum Quantizer Design, Entropy Rate of a Stochastic Process, Introduction to Image Compression, The JPEG Standard for Lossless Compression, The JPEG Standard for Lossless Compression, The JPEG Standard for Lossy Compression, Video Compression Standards...

Text 1: 1.1-1.18.

1 CAU 1. 1.1-1.10	•					
Self-Study	1.	Understand the properties of codes and applications	of information			
Component:		theory.				
	2.	Study and compare the different lossy and lossle	ss compression			
		techniques.				
UNIT – II 8 Hours						

Channel Capacity and Coding: Introduction, Channel Models, Channel Capacity, Channel Coding, Information Capacity Theorem, Parallel Gaussian Channels, The Shannon Limit, and Channel Capacity for MIMO Systems.

Error Control Coding (Channel Coding): Linear Block Codes for Error Correction, Introduction to Error Correcting Codes, basic definitions, Matrix Description of Linear Block, Equivalent Codes, Parity Check Matrix, Decoding of a Linear Block Code, Syndrome Decoding, Error Probability after Coding (Probability of Error Correction), Perfect Codes, Hamming Codes, Low Density Parity Check (LDPC) Codes, Optimal Linear Codes.

Text1: 2.1-2.8, 3.1-3.12,

		UNIT – III	8 Hours			
Component:	Component: 2. Understand the uses of Linear and non Linear block codes.					
Self-Study	Self-Study 1. Identify the practical Applications of MIMO system.					
1 CALL: 2:1 2:0; C	,,, J,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					

Cyclic Codes: Introduction to Cyclic Codes, Polynomials, The Division Algorithm for Polynomials, A Method for Generating Cyclic Codes, Matrix Description of Cyclic Codes, Quasi-Cyclic Codes and Shortened Cyclic Codes.

Bose–ChaudhuriHocquenghem (BCH) Codes: Introduction to BCH Codes, Primitive Elements, Minimal Polynomials, Generator Polynomials in Terms of Minimal Polynomials, Some Examples of BCH Codes, Decoding of BCH Codes, Reed-Solomon Codes.

Text 1: 4.1-4.6, 5.1-5.7.



Department of Electronics & Communication Engineering

Self-Study Component:

- **1.** Discuss the concept of Convolutional Codes, AWGN Channel and identify the noises associated.
- **2.** Design the decoding and encoding circuits for linear block codes, cyclic codes, BCH of Reed-Solomon codes using MATLAB.

UNIT – IV

Multimedia Communications: Introduction, Multimedia information representation, Multimedia networks: Telephone, data, Broadcast television, ISDN and Broadband multiservice digital networks, Multimedia applications: Interpersonal communication, Interactive applications over the internet, Entertainment applications, Application and networking terminology: Media types, Communication modes, Network types..

Text 2: 1.1 to 1.5

Self-Study Component:

- 1. Discuss the Multipoint conferencing modes of operation.
- 2. Study the Network QoS Parameters and its Applications.

UNIT – V 8 Hours

Multimedia Information Representation: Introduction, Digitization principles: Analog signals, Encoder design, and Decoder design, Text: Unformatted text, Formatted text, Hypertext, Images: Graphics, Digitized documents, Digitized pictures, Audio: PCM speech, Video: Broadcast television, Digital Video.

Text2: 2.1 - 2.5.1, 2.6.1,2.6.2

Self-Study Component:

- **1.** Study the CD-quality audio and Synthesized audio.
- 2 Discuss the PC video digitization formats and video content.

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Apply the knowledge of mathematics to understand concepts of Probability, Information theory, communication channel, source code and Error control coding and multimedia.	Apply	PO1 (L3)
CO2	Analyze the performance of Information encoding and multimedia systems.	Analyze	PO2 (L4)
CO3	Design the encoding and decoding circuits for the given specifications.	Create	PO3 (L6)
CO4	Demonstrate ethical responsibility in the implementation and evaluation of information coding and multimedia systems, ensuring compliance with professional standards, data privacy and intellectual property rights	Apply	PO7,PO8(L3)

Text Book(s):

- **1.** Ranjan Bose: Information Theory, Coding and Cryptography, 3rd edition. Tata McGraw Hill. ISBN: 978-0-07-0669017, 2016.
- **2.** Fred Halsall: Multimedia Communications, Applications, Networks, Protocols and Standards, Fifth Impression, Pearson, 2011.ISBN: 978-81-317-0994-8.

Reference Book(s):

- **1.** Simon Haykin, John Wiley: Digital Communication Systems, 4th edition. ISBN-13: 978-0130426727.
- 2. Daniel J. Costello: Error Control Coding, Shu Lin, 2nd Edition, Pearson.
- **3.** Ralf Steinmetz and Klara Nabrsted: "Multimedia: Computing, Communications and Applications", Pearson Education, 2004, ISBN: 9788177584417.

8 Hours



Department of Electronics & Communication Engineering

Web and Video link(s):

- **1.** https://nptel.ac.in/courses/108/102/108102117/
- 2. https://nptel.ac.in/courses/117/105/117105083/#

E-Books/Resources:

- **1.** https://www.scribd.com/document/725120836/Download-Information-Theory-Coding-And-Cryptography-3Rd-Edition-Ranjan-Bose-full-chapter
- **2.** https://link.springer.com/book/10.1007/978-3-642-20347-3

	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	O1	O2
# 1	3												3	
# 2		3												3
#3			3											
# 4							1	1						
							***	**						



Department of Electronics & Communication Engineering

DSP Processor and Applications								
[As per Choice Based Credit System (CBCS) & OBE Scheme]								
S	SEMESTER – V	I						
Course Code:	P22EC6022	Credits:	03					
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50					
Total Number of Teaching Hours:	40	SEE Marks:	50					

Course Learning Objectives: This course will enable the students to:

- Provide the understanding of architecture, programming and interfacing of commercially available Digital Signal Processor.
- Discuss the effective use of Digital Signal Processor in system implementation.
- Provide the understanding of architecture features and programming concepts of

TMS320C54XX for several basic DSP algorithms.								
 Understar 	nd the interfacing procedure to use programmable Digital Sign	nal Processor.						
 Discuss the 	 Discuss the applications of programmable DSP devices 							
	UNIT – I 8 Hours							
Architectures for Programmable DSP Devices: Introduction, Basic Architectural Features,								
DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing								
Capabilities, Add	dress Generation Unit, Speed Issues.							
Text 1: 4.1, 4.2,	4.3, 4.4, 4.5, 4.6, 4.8							
Self-Study	1. List and explain important features needed for exte	rnal interfacing						
Component:	with DSP device.							
_	2. Explain pipelining and parallel processing with rea	l life example.						
	Also comment on time requirement in each process.	-						
	UNIT – II	8 Hours						
Programmable	Fixed Point Digital Signal Processors: Introduction, Com	mercial Digital						
Signal- processi	ng Devices, Data Addressing Modes of TMS32OC54xx 1	OSPs, Memory						
Space of TMS	32OC54xx Processors, Program Control, TMS32OC54x	x Instructions,						
Pipeline Operation	on of TMS32OC54xx Processors.							
Text 1:5.1, 5.2, 5	5.3.1 , 5.3.2 , 5.3.3 , 5.4 , 5.5 , 5.6 , 5.7.1 (Mentioned topics only),	5.10						
Self-Study	1. Compare and contrast the capabilities of DSP	processors and						
Component:	conventional processors, highlighting the unique stre	engths of DSPs						
_	in processing digital signals.	_						

Self-Study	
Component:	

- in processing digital signals.
- 2. Study memory (internal and extended), peripherals and general purpose I/O pins characteristics of 54X processors.

UNIT – III 8 Hours

Implementation of Basic DSP Algorithms: Introduction, the Q-notation, FIR Filters, IIR Filter, Interpolation Filters, Decimation Filters, PID controller, Adaptive Filters.

Implementation of FFT Algorithms: Introduction, An FFT Algorithm for DFT, A Butterfly Computation, Overflow and Scaling.

Text 1: 7.1, 7.2, 7.3, 7.4, 7.5, 7.6, 7.7, 7.8, 8.1, 8.2, 8.3, 8.4

			Ul	NIT – IV	•				8 Hours
	2.	Design	n an	d implem	ent 4	tap FIR filter usir	ig V	erilog	<u>.</u>
Component:		proces	sor.						
Self-Study	1.	Study	an	8-point	FFI	implementation	on	the	TMS320C54XX

Interfacing Memory and Parallel I/O Peripherals to Programmable DSP Devices: Introduction, External Bus Interfacing signals, Memory Interface, Parallel I/O Interface, Programmed I/O, Interrupts and I/O, Direct Memory Access (DMA).

Interfacing and Applications of DSP Processor: Introduction, Synchronous Serial Interface, A CODEC Interface Circuit.



Department of Electronics & Communication Engineering

Text 1: 9.1, 9.3, 9.4, 9.5, 9.6, 9.7, 9.8, 10.1, 10.2, 10.5

Self-Study Component:

- 1. Study of Multi-channel Buffered Serial Port Programming (McBSP).
- **2.** Design a simple CODEC interface circuit and write a code snippet to program the CODEC for a specific application, such as audio compression or decompression.

UNIT – V 8 Hours

Programmable Floating Point Digital Signal Processors: Introduction, Features of TMS320C6713, TMS320C6713 Architecture, Linear and Circular addressing modes, Instruction set, TMS 320C6713 DSK Boards, TMS 320C6713 Programming.

Applications of DSP Devices: DSP Based Bio-telemetry DSP based Speech Processing System, Data compression in DSP Based Image Processing System.

Text 2: 23.1 to 23.4, 23.5 (23.5.1 Excluded), 23.6, 23.7.1, 23.8

Self-Study Component:

- 1. Compare and contrast the performance of floating-point processors and fixed-point processors in various applications, analyzing their strengths and weaknesses.
- 2. Implement speech processing system using MATLAB.

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Apply the knowledge of binary math problems to illustrate the internal architecture and its operation of the DSP processor.	L2	PO1(L1)
CO2	Demonstrate programming proficiency using various addressing modes and data transfer instructions of DSP processor.	L3	PO1 (L3)
CO3	Analyze the application areas of DSP processor using signal processing concepts.	L3	PO2 (L3)
CO4	Evaluate electrical circuitry to the DSP processor I/O ports in order to interface the processor to external devices.	L2, L3	PO2 (L2), PO3 (L3)
CO5	Design and implement the DSP algorithms for given application using MATLAB.	L3, L4	PO3 (L3), PO5 (L4)

Text Book(s):

- **1.** Digital Signal Processing, Avatar Singh and S. Srinivasan, Thomson Learning, 1st edition 2004. ISBN 10: 0534391230 / ISBN 13: 9780534391232.
- **2.** Modern Digital Signal Processing, V. Udayashankara, Eastern Economy Edition, 2016. ISBN 10: 8120345673 / ISBN 13: 9788120345676.

Reference Book(s):

- **1.** Digital Signal Processors Architectures, Implementations, and Applications, Sen M Kuo, Woon-seng Gan, Pearson Edition, 2005.ISBN-13: 978-0130352149
- **2.** Digital Signal Processors: Architecture, Programming and Applications, Venkataramani, Bhaskar, McGraw Hill Education, 2015.ISBN-10: 9780070702561

Web and Video link(s):

- 1. https://youtu.be/t0otg_QxGeM?si=h9zTM_JM95UojtIZ
- 2. https://www.youtube.com/watch?v=04UvJkki0Ig

E-Books/Resources:

1. https://www.scribd.com/document/418385964/DSP-by-avatar-singh-pdf



				(Cours	e Artic	culatio	n Matı	ix (CA	<u>M)</u>				
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	3												3	
# 2	3												3	
#3		2												2
# 4			2				1							2
# 5					1			1						
	•			•	•		***	**						



Department of Electronics & Communication Engineering

Em	bedded Systems						
[As per Choice Based Credit System (CBCS) & OBE Scheme]							
SE	EMESTER - VI						
Course Code:	P22EC6023	Credits:	03				
Teaching Hours/Week (L:T:P):	3 :0:0	CIE Marks:	50				
Total Number of Teaching Hours:	40	SEE Marks:	50				

Course Learning Objectives: This course will enable the students to:

- Understand basic components of embedded systems and its characteristic attributes.
- Demonstrate the communication interface required to develop an embedded system.
- Analyze embedded design problem and develop system to meet the needs.
- Use of Firmware design tools based the industry requirements.
- Develop a code for the embedded system using Embedded C.
- Choose proper IDE for the design and follow the recent trends in the embedded system design.

UNIT - I 8 Hours

Introduction to Embedded Systems: What is an Embedded System, Embedded Systems vs. General Computing Systems, History of Embedded Systems, Classification of Embedded Systems, Major Application Area of Embedded Systems, Purpose of Embedded Systems.

Typical Embedded System: General purpose and domain specific processors, Memory, Sensors and Actuators, Other System Components.

Text 1: 1.1 - 1.6, 2.1.1, 2.2, 2.3, 2.6.

Self-Study
Component:

- **1.** Discuss 'Smart' running shoes from Adidas- the Innovative Bonding of Lifestyle with Embedded Technology.
- **2.** Demonstration of practical application of embedded design.

UNIT – II

8 Hours

Embedded networks: communication interface. Onboard communication interface –I2C, SPI, Serial peripheral interface (SPI), UART. External communication interface- RS -232C and RS-485, USB, Infrared (IrDA), Bluetooth (BT). Need for Device drivers.

Text 1:2.4, 2.4.1.1 to 2.4.1.3, 2.4.2, 2.4.2.1, 2.4.2.2, 2.4.2.4, 2.4.2.5, 10.9

Self-Study
Component

- **1.** Understand other Communication Interfaces like Controller Area Network (CAN), Wi-Fi etc.
- **2.** Understand different types of Device Drivers.

UNIT - III

8 Hours

Characteristics and Quality Attributes of Embedded Systems: Characteristics of an embedded system, Quality attributes of embedded systems.

Embedded System- Application and Domain Specific: Consumer (Washing Machine), Automotive.

Hardware Software Co-Design and Program Modeling: Fundamental Issues in Hardware Software Co-Design, Computational Models in Embedded Design, Introduction to Unified Modeling Language.

Text 1:3.1, 3.2, 4.1, 4.2, 7.1 - 7.3

Self-Study

1. Discuss How to use Or-CAD tool.

Component:

2. Understand schematic design using Or-CAD Capture CIS.

UNIT - IV

8 Hours

Embedded Firmware Design and Development: Embedded Firmware Design Approaches Embedded Firmware Development Languages.

Programming in Embedded C: Programming in Embedded C, C vs Embedded C, Compiler vs Cross Compiler, Using C in Embedded C.



Department of Electronics & Communication Engineering

Self-Study Component:

- 1. Understand Embedded C programs to control 8051 microcontrollers.
- **2.** Design and develop any one application as per current industry need using embedded C.

UNIT - V 8 Hours

Real-Time Operating System (RTOS) based Embedded System Design: Operating System Basics, Types of OS, Tasks, Process and Threads, Multiprocessing and Multitasking, Task Scheduling, Task Synchronization, how to Choose an RTOS.

Text 1:10.1 to 10.5, 10.8, 10.10.

Self-Study Component:

- **1.** Analyze Threads, Processes and Scheduling : Putting them all together with programming
- 2. Understand different methods of task communication.

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for the	Bloom's	Program Outcome
	Course topics	Taxonomy	Addressed (PO #)
		Level	with BTL
CO1	Apply the fundamental knowledge of Electronic circuits to explain the concepts of Embedded systems and relevant operating systems.	Apply	PO1 (L3)
CO2	Analyze the operation of Embedded systems, interfaces which can enhance the performance of embedded systems and issues involved in embedded system development using real time operating systems.	Analyze	PO2 (L4)
CO3	Design and implement embedded system applications that adhere to given specifications using modern engineering tools.	Create	PO5, PO3 (L6)
CO4	Analyse embedded system based Engineering Solutions for the development of society demonstrating suitable ethical and professional responsibilities in embedded firmware development	Apply	PO7, PO8 (L3)

Text Book(s):

1. Introduction to Embedded Systems, Shibu K V, Tata McGraw Hill, 2nd Edition, ISBN 13: 978-0-07-014589-4.

Reference Book(s):

- **1.** Embedded Systems A contemporary Design Tool, James K Peckol, John Wiley, 2008. ISBN: 978-1-119-45750-3.
- **2.** Embedded Systems Design, An Introduction to Processes, Tools, and Techniques by Arnold S. Berger ISBN:1578200733 CMP Books

Web and Video link(s):

- 1. https://youtu.be/TP1_F3IVjBc
- 2. https://nptel.ac.in/courses/108105057

E-Books/Resources:

1. https://sushmatoravi.wordpress.com/wp-content/uploads/2017/08/233633895 intro-to-embedded-systems-by-shibu-kv.pdf



				(Cours	e Artio	culatio	n Matı	ix (CA	<u>M)</u>				
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	O1	O2
#1	3												3	
# 2		2												2
#3			2		2									
# 4							1	1				2		
	•	•		•			***	**	•	•				



0	perating Systen	ns	
[As per Choice Based 0			<u>a</u>]
<u> </u>	SEMESTER – V		0]
Course Code:	P22EC6024	Credits:	03
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50
Total Number of Teaching Hours:	40	SEE Marks:	50
Course Learning Objectives: This co	ourse will enable	the students to:	
Understand the architecture and			
• Examine the issues of Mutual I			
 Discuss the principle technique 			
 Analyze various scheduling po 	•	8	
 Understand RAID, CACHE an 		ngement	
	T - I	-8	8 Hours
Operating System Overview: Operat		ctives and Functions.	
Operating Systems, Major Achiever	0 0		
Systems, Virtual Machines.	, — - · · · · · · · · · · · · · · · · · ·		o F
Process Description and Control : W	hat Is a Process	?, Process States, Pro	cess Description
Process Control		,	1
Text 1: 2.1-2.5, 3.1-3.4			
Self-Study 1. Explore the c	concepts of Multi	core Systems.	
Component:	1	•	
UNI	$\Gamma - II$		8 Hours
Concurrency: Deadlock and Starva	tion - Principles	s of Deadlock, Dead	lock Prevention
Deadlock Avoidance, Deadlock De	etection, An In	tegrated Deadlock S	Strategy, Dining
Philosophers Problem.			
Text 1: 6.1 - 6.6			
·			
Self-Study 1. Understand t	he Concepts of N	Mutual Exclusion and	Semaphore.
Self-Study 1. Understand to Component:	•	Mutual Exclusion and	
Self-Study 1. Understand to Component: UNIT	Γ - ΙΙΙ		8 Hours
Self-Study Component: UNIT Memory Management: Memory Management	Γ - ΙΙΙ		8 Hours
Self-Study Component: UNIT Memory Management: Memory Management Issues.	Γ - ΙΙΙ		8 Hours
Self-Study Component: UNIT Memory Management: Memory Management: Issues. Text 1: 7.1 - 7.5	Γ - III nagement Requir	rements, Memory Par	8 Hours titioning, Paging
Self-Study Component: UNIT Memory Management: Memory Management: Issues. Text 1: 7.1 - 7.5 Self-Study 1. Understand to the component of the	Γ - III nagement Requir		8 Hours titioning, Paging
Self-Study Component: UNIT Memory Management: Memory Management: Issues. Text 1: 7.1 - 7.5 Self-Study Component: 1. Understand to the stand to	Γ - III nagement Requin	rements, Memory Par	8 Hours titioning, Paging ing.
Self-Study Component: UNIT Memory Management: Memory Management: Issues. Text 1: 7.1 - 7.5 Self-Study Component: UNIT	Γ - III nagement Require Fixed and Dynar	rements, Memory Par	8 Hours titioning, Paging ing. 8 Hours
Self-Study Component: UNIT Memory Management: Memory Management: Issues. Text 1: 7.1 - 7.5 Self-Study Component: UNIT Uniprocessor Scheduling: Types	Γ - III nagement Require Fixed and Dynar	rements, Memory Par	8 Hours titioning, Paging ing. 8 Hours
Self-Study Component: UNIT Memory Management: Memory Management: Memory Management: Issues. Text 1: 7.1 - 7.5 Self-Study Component: UNIT Uniprocessor Scheduling: Types Traditional UNIX Scheduling	Γ - III nagement Requin Fixed and Dynar	rements, Memory Par	8 Hours titioning, Paging ing. 8 Hours
Self-Study Component: UNITY Memory Management: Memory Management: Memory Management: Issues. Text 1: 7.1 - 7.5 Self-Study Component: UNITY Uniprocessor Scheduling: Types Traditional UNIX Scheduling Text 1: 9.1 - 9.3	Γ - III nagement Requir Fixed and Dynar Γ - IV of Processor	rements, Memory Parmic Memory partition	8 Hours titioning, Paging ing. 8 Hours ing Algorithms
Self-Study Component: UNIT Memory Management: Memory Management: Memory Management: Memory Management in Segmentation, Security Issues. Text 1: 7.1 - 7.5 Self-Study Component: UNIT Uniprocessor Scheduling: Types Traditional UNIX Scheduling Text 1: 9.1 - 9.3 Self-Study 1. Learn about M	Γ - III nagement Requir Fixed and Dynar Γ - IV of Processor	rements, Memory Par	8 Hours titioning, Paging ing. 8 Hours ing Algorithms
Self-Study Component: UNIT Memory Management: Memory Management: Memory Management: Issues. Text 1: 7.1 - 7.5 Self-Study Component: UNIT Uniprocessor Scheduling: Types Traditional UNIX Scheduling Text 1: 9.1 - 9.3 Self-Study Component: 1. Learn about M Component:	Γ - III nagement Requir Fixed and Dynar Γ - IV of Processor ultiprocessor Sch	rements, Memory Parmic Memory partition	8 Hours titioning, Paging ing. 8 Hours Algorithms
Self-Study Component: UNITY Memory Management: Memory Management: Memory Management: Issues. Text 1: 7.1 - 7.5 Self-Study Component: UNITY Uniprocessor Scheduling: Types Traditional UNIX Scheduling Text 1: 9.1 - 9.3 Self-Study Component: UNITY Uniprocessor Scheduling Text 1: 9.1 - 9.3 Self-Study Component: UNITY UNITY UNITY UNITY UNITY UNITY UNITY UNITY UNITY	Γ - III nagement Require Fixed and Dynare Γ - IV of Processor ultiprocessor Sch	rements, Memory Par mic Memory partition Scheduling, Schedul neduling, Real-Time S	8 Hours titioning, Paging ing. 8 Hours ing Algorithms Scheduling 8 Hours
Self-Study Component: UNIT Memory Management: Memory Management: Memory Management: Issues. Text 1: 7.1 - 7.5 Self-Study Component: UNIT Uniprocessor Scheduling: Types Traditional UNIX Scheduling Text 1: 9.1 - 9.3 Self-Study Component: UNIT I/O Management and Disk Scheduling	Fixed and Dynar Fixed and Dynar F-IV of Processor ultiprocessor Sch T-V lling: I/O Device	rements, Memory Parmic Memory partition Scheduling, Schedul neduling, Real-Time Sees, Organization of t	8 Hours titioning, Paging ing. 8 Hours cheduling 8 Hours he I/O Function
Self-Study Component: UNITY Memory Management: Memory Management: Memory Management: Memory Management Issues. Text 1: 7.1 - 7.5 Self-Study Component: UNITY Uniprocessor Scheduling: Types Traditional UNIX Scheduling Text 1: 9.1 - 9.3 Self-Study Component: UNITY I/O Management and Disk Scheduling Operating System Design Issues, I/O Headers	Fixed and Dynar Fixed and Dynar F-IV of Processor ultiprocessor Sch T-V lling: I/O Device	rements, Memory Parmic Memory partition Scheduling, Schedul neduling, Real-Time Sees, Organization of t	8 Hours titioning, Paging ing. 8 Hours cheduling 8 Hours he I/O Function
Self-Study Component: UNITY Memory Management: Memory Management: Memory Management: Memory Management: Memory Management and Disk Scheduling Text 1: 7.1 - 7.5 Self-Study Component: UNITY Uniprocessor Scheduling: Types Traditional UNIX Scheduling Text 1: 9.1 - 9.3 Self-Study Component: UNITY I/O Management and Disk Scheduling Operating System Design Issues, I/O Frext 1: 11.1 - 11.7	F - III nagement Require Fixed and Dynar F - IV of Processor ultiprocessor Sch T - V lling: I/O Devic Buffering, Disk S	rements, Memory Parmic Memory partition Scheduling, Schedul neduling, Real-Time Sees, Organization of t	8 Hours titioning, Paging ting. 8 Hours Algorithms Scheduling 8 Hours he I/O Function sk Cache.

Component:



Department of Electronics & Communication Engineering

Course	Outcomes: On completion of this course, students	are able to:	
COs	Course Outcomes with Action verbs for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Apply fundamental concepts of computer science to understand the theoretical concepts and components of an operating system.	L3	PO1
CO2	Analyze operating system structures and identify how different modules like process management and memory management interact to provide system-level functionalities.	L4	PO2
CO3	Design and develop solutions for managing memory and I/O devices in an efficient manner.	L5	PO3
CO4	Evaluate the performance of operating systems such as deadlock, scheduling algorithms and memory management strategies.	L6	PO7,PO8,PO10

Text Book(s):

1. Operating Systems by William Stallings, 7e, Pearson India. ISBN-13: 9789332518803.

Reference Book(s):

1. Operating Systems" by Godbole, 3rd Edition, McGraw Hill India. ISBN-13: 978-0070702035

Web and Video link(s):

- 1. Operating System Fundamentals, IIT Kharagpur By Prof. Santanu Chattopadhyay https://archive.nptel.ac.in/courses/106/105/106105214/
- 2. Introduction to Operating Systems, IIT Madras By Prof. Chester Rebeiro, https://onlinecourses.nptel.ac.in/noc21_cs72/preview
- 3. Operating Systems NPTEL IITDBy Prof. Sampat Ghosh https://www.youtube.com/playlist?list=PLsylUObW5M3CAGT6OdubyH6FztKfJCcF

E-Books/Resources:

1. Operating Systems by William Stallings https://github.com/jyfc/ebook/blob/master/03_operating_system/Operatin20Systems %20-%20Internals%20and%20Design%20Principles%207th.pdf

	Course Articulation Matrix (CAM)													
С	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
0	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
# 1	3												3	
# 2		2												2
#3			2											
# 4							1	1		1				
		•		•	•	•	***	**	•	•				



Department of Electronics & Communication Engineering

Radar and Navigational Systems									
[As per Choice Based Credit System (CBCS) & OBE Scheme]									
SEMESTER – VI									
Course Code:	P22EC6031	Credits:	03						
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50						
Total Number of Teaching Hours:	40	SEE Marks:	50						

Course Learning Objectives: This course will enable the students to:

- Describe the basic Radar operation, detection of echo signal and radar applications.
- Discuss different radar range equations and calculate the effect of various external / internal factors on radar accuracies.
- Explain the idea behind MTI and radar tracking systems.
- Examine the different technologies for Detection of targets.
- Explain different Clutters that affects the detection of radar signals.
- Discuss the different radar transmitters and receivers.
- Explain different navigational aids.

UNIT - I 8 Hours

An Introduction to Radar: Basic Radar, Simple form of the Radar equation, Radar block diagram, Radar frequencies, Applications of radar. The Radar Equation: Introduction, Detection of signals in noise, Receiver noise and signal to noise ratio, Probabilities of detection and false alarm, Radar cross section of targets.

Text 1: 1.1 to 1.5, 2.1 to 2.3, 2.5, 2.7.

Self-Study Component:

- **1.** Applications of modern radar systems.
- **2.** Household Radar Can See Through Walls and Knows How You're Feeling: https://spectrum.ieee.org/telecom/wireless/household-radar-can-see-through-walls-and-knows-how-youre-feeling.
- **3.** MIT Lincoln Laboratory- Introduction to Radar Systems Lecture 1 Introduction; Part 1 https://www.youtube.com/watch?v=Hw5IaS6-Fzw

UNIT – II 8 Hours

MTI and Pulse Doppler Radar: Introduction, Delay line cancellers, Digital MTI processing, Moving target detection. Tracking Radar: Tracking with Radar, Monopulse tracking, Conical scan and sequential lobing.

Text 1: 3.1, 3.2, 3.5 to 3.7,4.1 to 4.3.

Self-Study

1. Limitations to tracking accuracy

Component:

UNIT - III

8 Hours

Detection of Signals in Noise: Introduction, Matched filter receiver, Detection criteria, Detectors, Automatic detection. **Radar Clutter:** Introduction to Radar clutter, surface clutter radar equation, land clutter, sea clutter, weather clutter.

Text 1: 5.1 to 5.5, 7.1 to 7.4, 7.6.

Self-Study Component: 1. Detection of targets in clutter

UNIT - IV 8 Hours

Radar Transmitter: Introduction, linear beam power tubes, solid state RF power sources, cross field amplifiers. **Radar Receiver:** Radar noise figures, Super-heterodyne receiver, Duplexers and receiver protectors, Radar displays.

Text 1: 10.1 to 10.3, 10.5, 11.1 to 11.5.

Self-Study

1. Other RF Power Sources

Component:



Department of Electronics & Communication Engineering

UNIT - V 8 Hours

Evaluate

Analyse

PO3 (L5)

PO5, PO8, PO9,

P10 (L4)

Navigation: Hyperbolic Navigation: Introduction, LORAN-A, LORAN-C, DECCA, OMEGA, DECTRA, DERLAC.

Satellite Navigation: Introduction, Doppler Navigation, GPS, Principle of operation of GPS, GPS Segments, GPS Navigation Message, GPS Data Subframe, Source of Errors in GPS. Modern Navigational Method.

Text 2: 14.1 to 14.10, 15.1, 17.3.

Self-Study 1. Differential Global Positioning System (DGPS) **Component:**

Course Outcomes: On completion of this course, students are able to:

development and application of radar and related

systems for the given requirements.

Industry visit and presentation on radar

simulation, development and its applications.

COs	Course Outcomes with Action verbs for the	Bloom's	Program Outcome	
	Course topics	Taxonomy	Addressed (PO #)	
		Level	with BTL	
CO1	Apply the fundamentals of electronics and			
	communication engineering to gain	Ample	DO1 (I 2)	
	comprehensive knowledge of radar, its sub	Apply	PO1 (L3)	
	blocks, types and navigation principles.			
CO2	Analysis of radar signals and related parameters			
	for the bandwidth, power, delay likelihood	Analyse	PO2 (L4)	
	estimation.	•		
CO3	Design system components related to			

Text Book(s):

CO₄

- **1.** "Introduction to Radar Systems", Merill. I. Skolnik, 3rd Edition. Tata McGraw Hill, 2001. ISBN-13: 978-0-07-044533-8.
- **2.** "Radar Systems and Radio aids to Navigation", Dr. A. K Sen, Dr. A .B Bhattacharya. Khanna Publishers. ISBN: 978-81-7409-08-9.

Reference Book(s):

- **1. "Elements of Electronic Navigation**", N.S.Nagaraj, 2nd Edition, Tata McGRAW Hill
- **2. Radar and Electronic Navigation**, <u>Gerrit Jacobus Sonnenberg</u>, Newnes-Butterworths; 5th edition (1978), ISBN-10: 0408002727, ISBN-13: 978-0408002721
- **3. Radar Engineering**, G S N Raju, I. K. International Pvt Ltd, 2008,ISBN 8190694219, 9788190694216

Web and Video link(s):

E-Books/Resources:

	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	3												3	
# 2		3												3
#3			2											
# 4					1			1	1	1				
		•					***	**			•			



Department of Electronics & Communication Engineering

Digital Image Processing								
[As per Choice Based Credit System (CBCS) & OBE Scheme]								
SEMESTER – VI								
Course Code:	P22EC6032	Credits:	03					
Teaching Hours/Week (L:T:P):	3 :0:0	CIE Marks:	50					
Total Number of Teaching Hours:	40	SEE Marks:	50					

Course Learning Objectives: This course will enable the students to:

- Understand the fundamentals of digital image processing.
- Understand the image enhancement techniques used in digital image processing.
- Understand the image restoration techniques used in digital image processing.
- Understand the Morphological Operations and Segmentation used in digital image processing.
- Understand the image Representation and Description in digital image processing.

UNIT - I 8 Hours

Digital Image Fundamentals: What is Digital Image Processing?, Examples of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an Image Processing System, Elements of Visual Perception: Structure of the Human Eye, Brightness Adaption and discrimination, Image Sensing and Acquisition, Image Sampling and Quantization.

Text 1: 1.1,1.3-1.5,2.1,2.3,2.4

Self-Study	1.	Compi	ehend the ar	ray ver	sus 1	natrix ope	rations.				
Component:	2.	Write	MATLAB	code	to	perform	basic	image	processing		
operations.											
	LINITE II QII										

Spatial Domain: The Basics of Intensity Transformation and Spatial Filtering, Some Basic Intensity Transformation Functions: Image Negatives, Log Transformations, Power-Law Transformation. **Smoothing Spatial Filters:** Order-Static Filters, **Sharpening Spatial Filters:** Using The Second derivative for image sharpening-The Laplacian, Using First-Order derivatives for image sharpening-The Gradient.

Text 1: 3.1, 3.2, 3.3,3.5, 3.6

Component:	2. Fundamentals of Frequency domain Filtering.	8 Hours
Self-Study	1. Write MATLAB code to enhance the image in spa	tial domain.

Restoration: A model of the image Degradation/Restoration Process, Noise models, Restoration in the Presence of Noise Only using Spatial Filtering and Frequency Domain Filtering, Estimating the Degradation Function, Inverse Filtering, Minimum Mean Square Error (Wiener) Filtering.

Text 1: 5.1-5.4, 5.6-5.8.

2 01110 21 012 0119	210 210		
Self-Study	1.	Write MATLAB code toadd various intensity levels	of a given noise
Component:		to an image and remove.	
	2.	Understand the Linear Position Invariant Degradation	ns.
	8 Hours		

Color Image Processing: Color Fundamentals, Color Models, Pseudo-color Image Processing: Intensity slicing and color coding.

Morphological Image Processing: Erosion and Dilation, Opening and Closing, the Hit-or-Miss Transforms, Some Basic Morphological Algorithms: Thinning, Thickening.

Text 1: 6.1 - 6.3, 9.2-9.4, 9.5.5, 9.5.6



Department of Electronics & Communication Engineering

Self-Study Component:	 Write MATLAB code to extract boundary pixels of an image using morphological operations. Write MATLAB code to perform any one morphological applications. 								
	1 5 11								
UN	UNIT - V 8 Hours								
Segmentation: Point, Line, and Edge Detection, Thresholding: Foundation Optium global									
thresholding using OTSU'S	Method, Region Based Segmentation.								
Text 1: 10.2, 10.3, 10.4									
Self-Study Component:	1. Define a procedure for estimating the median of an								
Sur Suray Component	image from its histogram.								
	2. Write MATLAB code to perform following image								
	segmentation, Simple threshold, multiple threshold,								
	Adaptive threshold and optimal threshold.								
Course Outcomes: On com	pletion of this course, students are able to:								

COs	Course Outcomes with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Apply the basic mathematical and signal processing knowledge for the different image processing stages.	L3	PO1
CO2	Interpret the knowledge of image processing in Image Restoration, Color, Morphological processing and segmentation.	L4	PO1
CO3	Analyze the images in the spatial and frequency domain using various transforms.	L4	PO2
CO4	Implement algorithms for different feature extraction techniques for image analysis and recognition.	L5	PO3,PO5,PO9,PO10

Text Book(s):

1. Digital Image Processing, Rafael C. Gonzalez and Richard E. Woods, Pearson, 4th Edition 2018, ISBN: 9789353062989.

Reference Book(s):

- **1.** Digital Image Processing, S.Jayaraman, S.Esakkirajan, T.Veerakumar, Tata McGraw Hill 2014.
- 2. Fundamentals of Digital Image Processing, A. K. Jain, Pearson 2004.

Web and Video link(s):

- 1. https://youtu.be/ArKe6zMkXnk
- 2. https://youtu.be/iZmHHVwp0Ow

E-Books/Resources:

1. https://sde.uoc.ac.in/sites/default/files/sde_videos/Digital%20Image%20Processing% 203rd%20ed.%20-%20R.%20Gonzalez,%20R.%20Woods-ilovepdf-compressed.pdf



	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
# 1	3												3	
# 2	3												3	
#3		2												2
# 4			2		1				1	1				
			•		•	*	****	•	•			•		



Department of Electronics & Communication Engineering

	ign For Testabili	· ·			
[As per Choice Based C	•	BCS) & OBE Scheme]			
	EMESTER -VI				
Course Code:	P22EC6033	Credits:	03		
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50		
Total Number of Teaching Hours:	40	SEE Marks:	50		
Course Learning Objectives: This cou	urse will enable th	ne students to:			
 Understand the principles and si 	ignificance of test	tability in Integrated C	'ircuits.		
 Identify and categorize the fault 	s in Integrated cir	rcuits.			
• Interpret the Test Pattern Gene	eration and relate	d algorithms for Con	nbinational and		
Sequential Circuits.		_			
 Analyze the circuits and device 	test pattern gener	ators for the circuits.			
 Articulate the techniques, stru 	cture and metho	ds associated with b	ouilt-in self-test		
(BIST), boundary scan testing, a					
UNIT – I 8 Hours					
Introduction to Testing: Introduction, Testing Philosophy, Role of Testing, Digital and					
Analog VLSI Testing, VLSI Technology Trends Affecting Testing.					

Text1: 1.1 to 1.4, 4.1 to 4.5.

Component:	2.	Analyze the Algorithms for True-Value Simulation	
Self-Study		Design the modelling Circuits for Simulation	

Fault Modeling: Defects, Errors, and Faults, Functional Versus Structural Testing, Levels of

Fault Models, A Glossary of Fault Models, Single Stuck-at Fault.

Testability Measures: SCOAP Controllability and Observability, High-Level Testability

Measures

Combinational Circuit Test Generation: Algorithms and Representations, Redundancy Identification (RID), Testing as a Global Problem, Definitions, Significant Combinational ATPG Algorithms (Expect Advanced Algorithms).

Text1: 6.1-6.2, 7.1 to 7.5

Self-Study	1. Understand different Advanced Test Pattern Algorithms
Component:	

UNIT - III

1. Study on Memory Testing

Sequential Circuit Test Generation: ATPG for Single-Clock Synchronous Circuits, Time-Frame Expansion Method, Simulation-Based Sequential Circuit ATPG.

Memory Test: Memory Density and Defect Trends, Notation, Faults, Memory Test Levels, March Test Notation, Fault Modeling.

Text1: 8.1 to 8.2, 9.1-9.6.2

Self-Study

Component:

Component:	, , ,					
	UNIT – IV	8 Hours				
Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design,						
Variations of S	can.					
Built-In Self-Test: The Economic Case for BIST, Random Logic BIST.						
Text1: 14.1 to14.4, 15.1, 15.2						
Self-Study	1. Know about Analog and Mixed-Signal Circuit Trends					

8 Hours



Department of Electronics & Communication Engineering

	8 Hours						
Built-In Self-Test: Memory BIST, Delay Fault BIST.							
Boundary Scan Standard: Motivation, System Configuration with Boundary Scan,							
Boundary Scan Description	Boundary Scan Description Language.						
Text 1: 15.3, 15.4, 16.1-1	6.3.						
Self-Study	1. Supply current measurement based test	(IDDQ TEST) for					
Component:	manufacturing faults in IC's.						
Course Outcomes: On completion of this course, students are able to:							

COs	Course Outcomes with Action verbs for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Apply the principles of testability in Integrated Circuits to categorize the faults in Integrated circuits.	L3	PO1
CO2	Analyze the methodologies and structures of built-in self-test (BIST), boundary scan testing, memory testing, and algorithms related to Test Pattern Generation for Combinational and Sequential Circuits.	L2,L3	PO1, PO2
CO3	Analyze the circuits and device test pattern generators for the circuits.	L4	PO2
CO4	Investigate the circuit for faults using modern tools.	L3	PO5, PO10

Text Book(s):

1. Essentials Of Electronic Testing For Digital, Memory And Mixed-Signal VLSI Circuits, by Michael L. Bushnell, Vishwani D. Agrawal, KLUWER ACADEMIC PUBLISHERS, 2016, ISBN 13: 978-0-12-408082-9.

Reference Book(s):

- **1.** Digital Systems and Testable Design, by Abramovici, Breuer and Friedman, Jaico Publishing House.
- 2. Digital Circuits Testing and Testability, by P.K. Lala, Academic Press.

Web and Video link(s):

1. https://www.youtube.com/watch?v=MEaMm423t0w&list=PLzkO3QQCXjbVIEsRg NkolAvs-SFXPUjpb

	Course Articulation Matrix (CAM)													
CO	CO PO													
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
# 1	3												3	
# 2	2	3											2	3
# 3		3												3
# 4					1					1				



Department of Electronics & Communication Engineering

	Artificial Intelligen	ce and Machine	Learning In VLSI	
[A	As per Choice Based C	Credit System (C)	BCS) & OBE Scheme]
	S	EMESTER – V	I	
Course Code:		P22EC6034	Credits:	03
Teaching Hours	/Week (L:T:P):	3 :0:0	CIE Marks:	50
Total Number o	f Teaching Hours:	40	SEE Marks:	50
Course Learning	g Objectives: This cou	urse will enable	the students to:	
 Understar 	nd structure of Neural	Network and De	ep Learning.	
 Analyze t 	he architecture of proc	essors for deep l	learning.	
 Learn stre 	eaming graph theory.			
 Study app 	lications of Machine l	earning in physic	cal verification.	
 Understar 	nd statistical analysis u	sing Machine le	arning.	
	UNIT	Γ - I		8 Hours
Introduction: D	evelopment History, l	Development Hi	story, Neural Networ	k Classification
Neural Network	Framework.	_	-	
Deep Learning:	Neural Network Layer	r, Deep Learnin	g Challenges.	
Text 1: Chapter	and Chapter 2			
Self-Study	1. Study introdu	ection to AI and	ML	
Component:			for a neural network	
	UNIT			8 Hours
			(CPU), NVIDIA Grap	
	IDIA Deep Learning A	Accelerator (NV	DLA), GoogleTensor	Processing Uni
(TPU).				
	lt Fabric Accelerator			
	oh Theory: Blaize C	Graph Streaming	g Processor, Graph c	ore Intelligence
Processing Unit	1.01 4.4			
Text 1: Chapter 3		- 14: 4- NIX/II	DIA CDII1'4'	. T
Self-Study	1. Study the intro	oduction to IN VI	DIA GPU applications	s, Tensor How.
Component:	TINITO	TTT		0.11
In Momore Co	UNIT www.Nourooub		Tatria Assalanatan	8 Hours
Accelerator	mputation:Neurocub	e Architecture,	Tetris Accelerator	, neurostrean
	nahitaatuna DaDianN	Ina Cunaraama	tor Covlution Appalana	tor
Text 1: Chapter		iao supercompu	ter, Cnvlutin Accelera	w.
Self-Study	1. Study the supe	rcomputer archi	tectures	
Component:	1. Study the supe	acomputer archi	icciales	
Component.	UNIT	- IV		8 Hours
	UNII	cation, Mask Sy		Ullouis

Machine Learning in Physical Verification, Mask Synthesis, and Physical Design:

Introduction, Machine Learning in Physical Verification, Machine Learning in Physical Design

Machine Learning-Based Aging Analysis: Introduction, Negative Bias Temperature Instability, Related Prior Work, Proposed Technique, Offline Correlation Analysis and Prediction Model, Runtime Stress Monitoring, Results, Conclusions

Text 2: 4.1, 4.2, 4.4 and Chapter 9

Self-Study
Component:

1. Study the Machine Learning Applications in VLSI routing.



Department of Electronics & Communication Engineering

UNIT - V 8 Hours

Extreme Statistics in Memories: Cell Failure Probability: An Extreme Statistic, Extremes: Tails and maxima

Fast Statistical Analysis Using MachineLearning: Introduction: Logistic Regression-Based ImportanceSampling Methodology for Statistical Analysis ofMemory Design, Application to State-of-the-Art FinFET SRAM Design

Text 2: 10.1, 10.2, 10.4, 11.1,11.5

Self-Study
Component:

1. Study the Machine Learning regression techniques and sampling algorithms.

Course Outcomes: On completion of this course, students are able to:

Course outcomes. On completion of this course, students are use to.								
COs	Course Outcomes with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL					
CO1	Apply the concepts of Neural Network and Deep learning in verification and physical design	L3	PO1					
CO2	Able to Analyze the functionality of Hardware architecture for newralnets.	L2	PO2					
CO3	Use appropriate architecture like Accelerator for Neutral Network Implementation and for Hardware design.	L2	PO3					
CO4	Investigate physical design problems.	L2	PO4					
CO5	Implementation of neural network application using Python for Analysis of Memory Design.	L1	PO5					

Text Book(s):

- **1.** Artificial Intelligence Hardware Design: Challenges and Solutions, Albert Chun Chen Liu, Oscar Ming Kin Law, IEEE Press, Wiley, ISBN: 9781119810452
- **2.** Machine Learning in VLSI Computer Aided Design, Ibrahim (Abe) M.Elfadel, Duane S.Boning, Xin_Li, Springer ISBN 978-3-030-04665-1

Reference Book(s):

- **1.** Artificial Intelligence: A Modern Approach , Stuart J. Russell and Peter Norvig, Prentice Hall, 4th Edition, 1995.
- **2.** VLSI And Hardware Implementations Using Modern Machine Learning Methods Sandeep Saini, Kusum Lata, and G.R. Sinha, CRC Press 2022, ISBN: 978-1-032-06172-6

Web and Video link(s):

- 1. https://www.youtube.com/watch?v=aircAruvnKk
- 2. https://www.youtube.com/watch?v=aircAruvnKk
- **3.** https://www.youtube.com/watch?v=pMKuULBKxXY



Department of Electronics & Communication Engineering

E-Books/Resources:

- 1. https://www.google.co.in/books/edition/AI_and_Machine_Learning_for_Coders/gw4 CEAAAQBAJ?hl=en&gbpv=1&dq=books+on+ai+and+ml&printsec=f rontcover
- **2.** https://www.google.co.in/books/edition/Machine_Learning_and_Artificial_Intellig/yb yxDwAAQBAJ?hl=en&gbpv=1&dq=books+on+ai+and+ml&printsec =frontcover
- **3.** https://www.google.co.in/books/edition/Artificial_Intelligence_and_Machine_Lear/l W5_DwAAQBAJ?hl=en&gbpv=1&dq=books+on+ai+and+ml&printse c=frontcover
- **4.** https://www.google.co.in/books/edition/Deep_Learning/omivDQAAQBAJ?hl=en&a mp;gbpv=1&dq=books+on+deep+learning&printsec=frontcover
- **5.** https://www.google.co.in/books/edition/Neural_Networks_and_Deep_Learning/achq DwAAQBAJ?hl=en&gbpv=1&dq=books+on+deep+learning&printsec =frontcover

			-											
	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	3												3	
# 2		2												2
#3			2											
# 4				2										
# 5					1									



Department of Electronics & Communication Engineering

Microwaves and Antenna (Integrated) [As per Choice Based Credit System (CBCS) & OBE Scheme]							
S	SEMESTER – VI						
Course Code:	P22EC604	Credits:	04				
Teaching Hours/Week (L:T:P):	3:0:2	CIE Marks:	50				
Total Number of Teaching Hours:	40	SEE Marks:	50				

Course Learning Objectives: This course will enable the students to:

- Provide the basic knowledge of Microwave transmission lines, rectangular waveguides and planar transmission lines.
- Discuss the working of Microwave active and passive devices.
- Explain the concepts of types of antenna and parameters of antenna.
- Discuss the field due to dipole antenna and array of antenna.
- Describe the structure and working of helical, log-periodic and micro strip antennas and its Design procedure.

UNIT - I	8 Hours
Microwave Transmission Lines: Introduction, Transmission lines equations	, Characteristic
and input impedances, Reflection and transmission coefficients, Standing	waves, Planar
transmission lines, Strip lines, rectangular waveguides, TE and TM wave solu	tions, dominant
and degenerate modes.	

Text 1: 3.1- 3.5, 3.10, 3.10.1, 3.11 - 3.11.4.

		,	
Self-Study	1.	Study the properties of Microwave Transmiss	ion lines using
Component:		Smith chart.	
	2.	Understand the concepts of MIC Manufacturing	Process.
Practical Topics:	1.	Measurement of frequency, guide wavelength,	power, VSWR
(2 Hours)		and attenuation in a microwave test bench.	
		UNIT – II	8 Hours

Microwave Passive Devices: Attenuators, phase shifters - Precision phase shifter, MIC Phase shifter, reciprocal and non-reciprocal phase shifter, Hybrid or magic Tee, Application of Magic –T (excluding E-Plane Tee & H-Plane Tee).

Microwave Solid State Devices: Transferred electron devices (TED) - Gunn diodes, modes of operation, Gunn diode oscillator, TRAPATT diodes and Tunnel diodes- equivalent circuit, Tunnel diode Amplifiers, and Tunnel diode oscillator.

Text 1: 6.4.14, 6.4.15, 6.4.16, 10.3-(10.3.1, 10.3.2), 10.4.3, 10.5, 10.5.1, 10.5.2, 10.5.3.

	3, 31, 123, 1312 (1312, 1								
Self-Study	1. Understand the working principle of Avalanche transit time								
Component:	devices, Directional couplers, Power Dividers and Microstrip								
	Ring Resonator.								
	2. Study the Microwave Radiation hazards in Industries.								
Practical Topics:	1. Determination of coupling and isolation characteristics of a								
(2 Hours)	micro-strip directional coupler.								
	2. Measurement of power division and isolation characteristics of a								
	micro-strip 3dB power divider.								
	3. Measurement of resonance characteristics of a micro–strip ring								
	resonator and determination of dielectric constant of the								
	substrate.								



	Sage has derive					
		UNI	Γ - III			8 Hours
Fundar Direction Region Gain, A	ns, Radiation Imental Para onal, and Om s, Radian and Antenna Effici	Mechanism – Sin meters of Ant didirectional Patt Steradian, Rad mcy, Half-Powe (1.3.1, 1.3.2, 1.3.2)	Wire, Aperture, Microgle wire, Two-Wires ennas: Introduction terns, Principal Patteriation Power Density Beamwidth, Beam 13.3), 2.1 to 2.5, 2.7 to	and Dipole. , Radiation rns, Radiation y, Radiation I Efficiency. o 2.10.	Patteri Patter Intensi	n – Isotropic, n Lobes, Field ty, Directivity,
Self-St Compo	•		and the concepts of ange Equation.	rilis Italisii	11881011	Equation and
	cal Topics:	1. Plot the antenna.	Radiation pattern and	l measure the	Direct	
	****		T - IV 1, Infinitesimal Dipol			8 Hours
field re Antenr Amplit	gion, Directiv na Arrays: In ude and Spaci	ty. troduction, Two ng-Broadside arm 5.2, 6.3, 6.3.1 to		-Element Line array and Pha	ear Ar ised ar	ray – Uniform ray.
Self-St Compo	•	1. Study the	eproperties of N elem	nent linear arra	ıy and	Planar Array.
	cal Topics:	•	and Simulate Dipole n pattern, Directivity	_		
			T - V			8 Hours
and wir Micro Patch - Text 2:	re surfaces and strip Antenna Transmission 10.3, 10.3.1,	dipole array. as: Introduction line model. 11.4, 11.4.1, 11.4	- Basic Characteristi	ics, Feeding N	Method	ls, Rectangular
Self-St	•		the design concepts of		c dipo	le array, Yagi-
 Component: Uda and circular patch Antenna. Practical Topics: (2 Hours) Strip-Rectangular Patch antenna. Design and Simulate Microstrip rectangular patch antenna Matlab and Plot the Radiation pattern, Directivity Impedance graph. Measurement of Pitch angle alpha (in degrees), Axial (AR), HPBW (in degrees) and Directivity (dimensionless in dB) of Helical Antenna using Matlab. 						
			this course, students		ъ	0 . 1
COs Course Outcomes with Action verbs for the Course topics Taxonomy Level Program Out Course topics Taxonomy Level With BTI						
CO1	theory and properties of	network analysis ransmission lines	electromagnetic field to understand the , microwave devices,	L3		PO1

the parameters of antennas and field due to antennas.



Department of Electronics & Communication Engineering

CO2	Analyze the working and performance of microwave devices, microwave transmission lines.	L4	PO2
CO3	Develop an understanding of antenna theory, including radiation patterns, directivity, gain, and polarization, and will apply these principles to the design of various types of antennas.	L5	PO3
CO4	Analyze and design microwave components, such as attenuators, power dividers, and directional couplers, and understand their applications by conducting experiments in microwave communication systems.	L5	PO3
CO5	Simulate and analyze the performance and characteristics of various types of antennas, such as helical antennas, dipole and rectangular patch antennas, using MATLAB.	L6	PO5,PO9,PO10

Text Book(s):

- 1. Microwave Engineering, Annapurna Das, Sisir K Das, 2nd edition-2009, T.M.H, ISBN (13): 978-0-07-066738-9. ISBN (10): 0-07-066738-1.
- **2.** Antenna Theory Analysis and Design, C. A. Balanis, 2nd edition 2001, John Wiley, ISBN: 9971-51-233-5.

Reference Book(s):

- **1.** Microwave engineering, David M Pozar, 2nd edition 2004, John Wiley, ISBN: 9780470631553.
- **2.** Foundations for Microwave Engineering, Robert E Collin, 2nd edition 2009, John Wiley & Sons Inc (Sea) Pte Ltd, ISBN: 9788126515288.
- **3.** Microwave Devices and Circuits, Samuel Y Liao, 3rd edition 2004, ISBN: 9780135846810. PHI
- **4.** Antennas for all Applications, John D Kraus, Ronald J Marheka, Ahmad s Khan, 3rd edition- 2006, T.M.H, ISBN:9780070601857.

Web and Video link(s):

- **1.** Introduction to Microwave engineering, IIT Guwhati. https://youtu.be/F07ApLj12sE?si=3pGcsPyljNbH0Emv
- 2. https://youtu.be/bi1nDg9CqRo?si=dfUJABg2SIVua4Uh
- **3.** NPTEL course: Antennas, by Prof. Girish Kumar, IIT Bombay. https://nptel.ac.in/noc/courses/noc17/SEM1/noc17-ee03/

E-Books/Resources:

1. https://www.studocu.com/in/document/dr-ambedkar-institute-of technology/mobile-adhoc-network/annapurna-das-sisir-k-das-microwave-engineering-mc-graw-hill-india-2014/32304541

	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	2												2	
# 2		3												3
# 3			2											
# 4														
# 5					2				2	2				
			1	•		1	***	**				1	•	



Characteristics.

P.E.S. College of Engineering, Mandya

Department of Electronics & Communication Engineering

Electronic Instrumentation								
[As per Choice Based Credit System (CBCS) & OBE Scheme]								
SEMESTER – VI								
Course Code:	P22ECO6051	Credits:	03					
Teaching Hours/Week (L:T:P): 3:0:0 CIE Marks: 50								
Total Number of Teaching Hours:	40	SEE Marks:	50					

Course Learning Objectives: This course will enable the students to:

- Discuss the concepts of signal conditioning and data acquisition system
- Explain the different types of transducers and measurement errors
- Differentiate between the DC and AC voltmeters
- Analyze different types of digital voltmeter
- Analyze the operation of ADC and different types of digital instruments.
- Describe the operation of instrumentation amplifier and its applications.

UNIT - I8 HoursQualities of Measurements:Measurements:Introduction, Performance Characteristics, StaticCharacteristics, Error in Measurement, Types of Static Error, Sources of Error, Dynamic

Voltmeters and Multimeters: Introduction, Basic Meter as a DC Voltmeter, DC Voltmeter, Multirange Voltmeter, Extending Voltmeter Ranges, Loading, AC Voltmeter Using Rectifiers, AC Voltmeter Using Half Wave Rectifier, AC Voltmeter Using Full Wave Rectifier, Peak Responding Voltmeter, True RMS Voltmeter.

Text 1: 1.1 to 1.7, 4.1 to 4.6, 4.12 to 4.14, 4.17, 4.18

Self-Study	1. Learn about the companies that manufacture stand	dard voltmeters					
Component:	and ammeters, range of operation and their salient features.						
	UNIT – II	8 Hours					

Digital Voltmeters: Introduction, RAMP Technique, Dual Slope Integrating Type DVM, Integrating Type DVM, Most Commonly Used Principles of ADC, Successive Approximations, **Digital Instruments:** Introduction, Digital Multimeters, Digital Frequency Meter, Digital Measurement of Time, Universal Counter, Decade Counter, Electronic Counter.

Text 1: 5.1 to 5.6, 5.11, 6.1 – 6.7

Self-Study Component:	 List few practical applications of digital Instruments. Design a digital meter to measure light intensity 					
Component	(Block diagram approach)					
UNIT - III						

Transducers: Introduction, Electrical Transducer, Selecting a Transducer, Resistive Transducer, Resistive Position Transducer, Strain Gauges, Resistance Thermometer, Thermistor, Inductive Transducer, Differential Output Transducers, Linear Variable Differential Transducer, Piezo Electrical Transducer.

Text 1: 13.1 to 13.11 and 13.15.

Self-Study	1.	Analyze few electronic and fiber optic sensors which	ch work on the					
Component:		principal of Transducers.						
_	2. Design a weighing machine using single strain gage							
		(Block diagram approach)						
		UNIT - IV	8 Hours					

Signal Conditioning: Introduction, operational amplifier, basic instrumentation amplifier, Applications of instrumentation amplifiers, chopped and modulated DC amplifier. **Recorders:** Introduction, strip chart recorder, galvanometer type recorder, null type recorder, circular chart recorder, X-Y recorder.



Department of Electronics & Communication Engineering

Text 1: 14.1 to 14.5, 12.1 to 12.6.

Self-Study
Component:

1. Design an op-amp which amplifies every signal by a factor of 2.5 using any simulator tool ((Multisim, Ltspice etc.)

UNIT - V 8 Hours

Data Acquisition System (DAS): Introduction, Objective of a DAS, Signal Conditioning of the Inputs, Single Channel Data Acquisition System, Multi-Channel DAS, Computer Based DAS, Digital to Analog and Analog to Digital Converters, Data Loggers, Sensors Based Computer Data Systems.

Text 1: 17.1 to 17.9

Self-Study Component:

- **1.** Gather information about data acquisition systems and its uses in fiber optic receivers.
- 2. Simulate an ADC and DAC using any simulator (Multisim, Ltspice etc.)

Course Outcomes: On completion of this course, students are able to:

Course	Outcomes. On completion of this course, students	ure dore to.	
COs	Course Outcomes with Action verbs for the	Bloom's	Program Outcome
	Course topics	Taxonomy	Addressed (PO #)
		Level	with BTL
CO1	Apply the knowledge of basic electrical	L3	PO1
	engineering in understanding basic principles of		
	data acquisition system and electronic		
	instrumentation.		
CO2	Describe various measuring instruments.	L3	PO1
CO3	Analyze the working principle of various	L4	PO2
	electronic measuring instruments.		
CO4	Design simple electronic instrumentation	L4	PO3
	systems for given specifications.		

Text Book(s):

1. Electronic Instrumentation, H. S. Kalsi, 3rdedition, McGraw Hill, 2010, ISBN-13: 9780-07-070206-6

Reference Book(s):

- **1.** Electronic Instrumentation and Measurements, David A. Bell, 3rd edition, Oxford University Press, 2015. ISBN-13: 978-0195696141
- **2.** Modern Electronic Instrumentation and Measuring Techniques, Cooper, Helfrick, Prentice Hall of India. ISBN-13: 978-9332556065

Web and Video link(s):

1. Electrical Measurement and Electronic Instruments by Prof. AvishekChatterjee, IIT Kharagpur https://archive.nptel.ac.in/courses/108/105/108105153/

	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	3												2	
# 2	3												2	
#3		2												2
# 4			1											2
		•	•	•			***	**	•		•			



Department of Electronics & Communication Engineering

Introduction to Embedded Systems								
[As per Choice Based Credit System (CBCS) & OBE Scheme]								
SEMESTER – VI								
Course Code:	P22ECO6052	Credits:	03					
Teaching Hours/Week (L:T:P): 3:0:0 CIE Marks: 50								
Total Number of Teaching Hours: 40 SEE Marks: 50								

Course Learning Objectives: This course will enable the students to:

- Provide the knowledge about basic concepts of embedded systems.
- Outline the concepts of typical embedded systems and its applications.
- Describe the characteristics and quality attributes of embedded systems.
- Provide the knowledge of software hardware co-design and EDLC.
- Describe the concepts of real time operating system based embedded systems.

UNIT - I 8 Hours

Introduction to Embedded Systems: What is an Embedded system? Embedded System vs. General Computing Systems, History of Embedded Systems, Classification of Embedded Systems, Major Application Areas of Embedded Systems, Purpose of Embedded Systems, Wearable Devices-The Innovative Bonding of Lifestyle with Embedded Technologies.

The Typical Embedded System: Core of the Embedded System, Memory, Sensors and Actuators, Communication Interface, Embedded Firmware, Other System Components.

Text 1: 1.1 to 1.7, 2.1 to 2.6

Self-Study	1. Study and understand the working operation of the following input
Component:	devices: (i) IR proximity sensor (ii) Temperature sensor (iii)
	Humidity sensor.
	2. Study the working of Hydraulic and Rotatory Actuators to
	understand the operation of output devices.
	UNIT – II 8 Hours

Characteristics and Quality Attributes of Embedded Systems: Characteristics of an embedded system, Quality attributes of embedded systems.

Embedded Systems- Application and Domain Specific: Washing Machine – Application-Specific Embedded System, Automotive – Domain Specific Examples of Embedded System Hardware Software Co-Design and Program Modeling: Fundamental Issues in Hardware Software Co-Design, Computational Models in Embedded Design, Introduction to Unified modeling Language (UML), Hardware Software Trade-offs.

Text 1:3.1, 3.2, 4.1, 4.2, 7.1 to 7.4

Self-Study	1. Illustrate the different areas that UML has been used in various
Component:	domains.
	2. Interpret how UML can be used for designing a door system. (that
	can only be opened and closed) also note down the state diagram.
	UNIT - III 8 Hours

Real-Time Operating System (RTOS) based Embedded System Design: Operating System Basics, Types of Operating Systems, Tasks, Process and Threads, Multiprocessing and Multitasking, Task Scheduling, Task Communication (Excluding Programs), Device Drivers.

Text 1: 10.1 to 10.5, 10.7, 10.9

10110 11 1011 10	2009, 2007, 2007
Self-Study	1. Understand the basics of Real time operating systems.
Component:	2. Implement the multithread application to satisfy i) Two child threads
	are created with normal priority ii) Thread 1 receives and prints its
	priority, sleeps for 50 m sec and then quits.



Department of Electronics & Communication Engineering

UNIT - IV 8 Hours

Embedded Firmware Design and Development: Embedded Firmware Design Approaches, Embedded Firmware Development Languages

The Embedded System Development Environment: The Integrated Development Environment(IDE), Types of Files Generated on Cross compilation, Disassembler/Decompiler, Simulators, Emulators and Debugging, Target Hardware Debugging, Boundary Scan.

Text 1: 9.1, 9.2, 13.1 (excluding sub articles), 13.2 to 13.6

Self-Study	
Component:	

- **1.** Tabulate the different IDE tools used for the development of embedded systems with proper examples.
- 2. Distinguish the concept of software for Embedded Systems.

UNIT - V 8 Hours

The Embedded Product Development Life Cycle (EDLC): What is EDLC, Why EDLC, Objectives of EDLC, Different phases of EDLC, EDLC Approaches.

Trends in the Embedded Industry: Processor Trends in Embedded System Embedded OSTrends, Development Language Trends, Open Standards, Frameworks and Alliances, Bottlenecks.

Text 1:15.1 to 15.5, 16.1 to 16.5

Self-Study	1.	Discuss th	e recent key	trends used in	n embedded	systems market.

Course Outcomes: On completion of this course, students are able to:

Course	course, stud	citts are abic t	0.
COs	Course Outcomes with <i>Action verbs</i> for the	Bloom's	Program Outcome
	Course topics	Taxonomy	Addressed (PO #) with
		Level	BTL
CO1	Apply the knowledge of Microcontrollers to	Apply	PO1 (L2)
	demonstrate various concepts of Embedded		
	systems		
CO2	Examine the different issues involved in	Analyze	PO1, PO2 (L2, L3)
	embedded system development using real		
	time operating systems.		
CO3	Illustrate the recent trends and overview in	Analyze	PO2 (L3)
	the Design of Embedded systems.	_	
CO4	Develop an embedded systems applications	Create	PO3 (L4, L6)
	for a given specification using high level and		
	assembly level language.		
CO5	Design an embedded system applications	Create	PO5,PO9,PO10(L4,L6)
	using modern tools.		

Text Book(s):

1. Introduction to Embedded Systems, Shibu K V, Second edition, Tata McGraw Hill Education Private Limited, 2009, 2nd Edition, ISBN (13): 978-0-07-014589-4.

Reference Book(s):

- 1. Embedded Systems: A Contemporary Design Tool, James K Peckol, Wiley, 2008.
- **2.** Embedded Systems Design: An Introduction to Processes, Tools, and Techniques Arnold S. Berger, ISBN: 1578200733 CMP Books © 2002

Web and Video link(s):

- 1. https://www.edx.org/learn/embedded-systems
- 2. https://www.youtube.com/watch?v=KfFBEBN5UHU



Department of Electronics & Communication Engineering

E-Books/Resources:

- **1.** https://www.electronicsforu.com/special/cool-stuff-misc/eight-free-ebooks-embedded-systems
- **2.** https://link.springer.com/book/10.1007/978-3-030-60910-8

	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
# 1	3												3	
# 2	3	3											3	3
#3		3												
# 4			2											
# 5					1				1	1				



		to Image Proces	_						
[As per Che		t System (CBCS) E STER – VI	& OBE Scheme]						
Course Code:		P22ECO6053	Credits:	03					
Teaching Hours/Week (L:T:P): 3:0:0 CIE Marks: 50									
Total Number of Teaching Hours: 40 SEE Marks: 50									
Course Learning Objecti	ves: This course	will enable the st	udents to:						
 Understand the fundamental 	damentals of digi	tal image process	sing.						
 Understand the ima 	ge enhancement	techniques used	in digital image proc	essing.					
 Understand the in 	age restoration	techniques and	methods used in d	igital image					
processing.									
 Understand the more 	phological opera	tions and algorit	hms.						
 Understand various 	segmentation me	ethods used in di	gital image processin	ıg					
	UNIT -	I		8 Hours					
Digital Image Fundamen									
Digital Image Processing,	-	-	sing System, Elemen	nts of Visual					
Perception, Image Samplin	•	on.							
Text 1: 1.1, 1.4, 1.5, 2.1, 2									
Self-Study Component:	-	•	asic relationships be	tween pixels					
		image		ı					
	UNIT – 1			8 Hours					
Spatial Domain: Some Ba	sic Intensity Tran	nsformation Fund	ctions, Histogram Pro	cessing.					
Text 1: 3.1-3.3	4 0								
Self-Study Component:		•	Histogram Processin	ng					
		niques		0.11					
Cratial Ellarge Francisco	UNIT - I		a Cratial Ellera	8 Hours					
Spatial Filters : Fundamen				ala					
Restoration: A model of t Text 1: 3.4 - 3.5, 5.1-5.2.	ne image Degrada	ation/Restoration	i Flocess, indise illou	eis.					
Self-Study Component:	1 Develo	n an algorithm t	o add various intens	ity lavals of					
Sen-Study Component.			an image and remov	•					
	UNIT - I		an image and remov	8 Hours					
Segmentation: Fundamen		· · · · · · · · · · · · · · · · · · ·	ion Thresholding Re						
Segmentation.	iuis, i omit, Line, i	and Eage Detecti	ion, Thresholding, Re	Igion Basea					
A case study on impulse no	oise and Morphol	ogical Image Pro	ocessing (Refer Ref	Land Ref2)					
Text 1: 10.1, 10.2.1 - 10.2.			, cossing. (110101, 1101)	1 4114 11012)					
Self-Study			how dilation and eros	sion of an					
Component:	image.		or with the training of the tr	,1011 01 011					
	UNIT - Y	V		8 Hours					
Morphological Image P			on and Dilation. C						
Closing, the Hit-or-Miss T	_			1 0					
Color Image Processing:			0						
A case study on Enhancem				: Ref-3).					
Text 1:9.5.1, 9.5.5, 9.5.6, 6	5.1-6.2.	_							

1. Develop an algorithm to convert colors of an image from

RGB to HIS and vice versa.

Self-Study

Component:



Department of Electronics & Communication Engineering

Cours	se Outcomes: On completion of this course, students are	able to:	
COs	Course Outcomes with Action verbs for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Apply basic mathematical and signal processing knowledge to understand different image processing stages/components.	L3	PO1
CO2	Describe different types of image processing techniques (e.g., image enhancement, restoration, segmentation etc) for different applications.	L3	PO1
CO3	Evaluate the techniques for image enhancement, segmentation and image restoration in the spatial domain.	L4	PO2
CO4	Analyze the various image processing techniques in spatial domain.	L4	PO2

Text Book(s):

1. Digital Image Processing- Rafael C Gonzalez and Richard E. Woods, PHI, 3e, 2010.

<u>Reference-1</u>: A Case Study of Impulse Noise Reduction Using Morphological Image Processing with Structuring Elements by V. Elamara et.al., Asian Journal of Scientific Research / DOI: 10.3923/ajsr.2015.291.303

<u>Reference-2</u>: Image Analysis Using Mathematical Morphology by Robert M. Haralicket. al., IEEE Transactions on Pattern Analysis and Machine Intelligence, Volume: PAMI-9, Issue: 4, July 1987, DOI: 10.1109/TPAMI.1987.4767941.

<u>Reference-3</u>: Enhancement of Images using Morphological Transformations by K.Sreedhar and B.Panlal, International Journal of Computer Science & Information Technology (IJCSIT) Vol 4, No 1, Feb 2012.

Reference Book(s):

- 1. Digital Image Processing, S.Jayaraman, S.Esakkirajan, T.Veerakumar, TMH 2014.
- 2. Fundamentals of Digital Image Processing, A. K. Jain, Pearson 2004.

Web and Video link(s):

- 1. https://youtu.be/ArKe6zMkXnk
- 2. https://youtu.be/iZmHHVwp0Ow

E-Books/Resources:

1. https://sde.uoc.ac.in/sites/default/files/sde_videos/Digital%20Image%20Processing% 203rd%20ed.%20-%20R.%20Gonzalez,%20R.%20Woods-ilovepdf-compressed.pdf

	Course Articulation Matrix (CAM)													
CO	CO PO												PS	
	1	2	3	4	5	6	7	8	9	10	11	12	O1	O2
# 1	3												3	
# 2	3												3	
# 3		2												2
# 4		2												2
		•	•	•	•	•	****	•	•		•	•		



Department of Electronics & Communication Engineering

AUTOMOTIVE ELECTRONICS [As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER – VI P22ECO6054 **Course Code: Credits:** 03 Teaching Hours/Week (L:T:P): 3:0:0 **CIE Marks: 50 Total Number of Teaching Hours: SEE Marks: 50 40**

Course Learning Objectives: This course will enable the students to:

- Understand the concepts of Automotive Electronics and its evolution and trends.
- Discuss the various application of electronics systems and ECU in automotive.
- the basic principles and applications of sensors and actuators in automotive electronics systems.
- Analyze various control systems and communication protocols in automotive.
- Compare and contrast different automotive technologies, analyzing their advantages,

compare and contrast different automotive technologies, analyzing their advantages,											
disadvantages a	nd appl	ications in various vehicle types and	d scenarios.								
	UN	VIT – I	8 Hours								
Architecture: Overview	w, Vehi	cle system architecture.									
Electronic control unit: Operating conditions, Design, Data processing, Digital modules in											
the control unit Control	unit so	ftware, Software Development.									
Text 1	· • • • • • • • • • • • • • • • • • • •										
Self-Study	1.	Compare and contrast differen	t automotive systems and								
Component:		components, analyzing their s applications in various vehicle typ									
	2.	Explain how automotive network	sing enables communication								
		between various vehicle system	s, such as engine control,								
		braking, and infotainment, and	describe its importance in								
modern vehicles.											
UNIT – II 8 Hours											
Racic principles of no	Rasic principles of natworking: Network topology Network organization OSI reference										

Basic principles of networking: Network topology, Network organization, OSI reference model, Control mechanisms.

Automotive networking: Cross-system functions, Requirements for bus systems, Classification of bus systems, Applications in the vehicle, Coupling of networks, Examples of networked vehicles.

Bus systems: Controller Area Network.

Text 1

Self-Study	1.	Design a simple electronic engine control system, using basic						
Component:		components and principles, to achieve specific performance or						
		efficiency goals.						
	2. Compare and contrast different types of electronic ignition							
		systems, analyzing their advantages, disadvantages, and						
	applications in various engines and scenarios.							
	IT – III 8 Hours							

Bus systems: LIN bus, Bluetooth, MOST bus, TTP/C, FlexRay, Diagnosis interfaces.

Automotive sensors: Basics and overview, Automotive applications, Features of vehicle sensors, Sensor classification, Main requirements, trends, Overview of the physical effects for sensors, Overview and selection of sensor technologies.

Vehicle security systems: Acoustic signaling devices, Central locking system, Locking systems, Biometric systems

Text 1

1. Illustrate and present the basic principles and applications of **Self-Study**



P.E.S. College of Engineering, Mandya Department of Electronics & Communication Engineering

A A STATE OF THE S	Control of											
Compo	nent:	Angular Rate Sensors	(ARS) in autom	otive and aerospace								
-		industries.		-								
		2. Assess the performance,	reliability, and d	urability of different								
		actuators in various engin	11	\mathcal{C}								
		fuel type, engine load, and	d environmental c									
		UNIT – IV		8 Hours								
		ission Control: Drive train Man										
		ransmission AST, Control of A		-								
	Continuously Variable Transmission, ECUs for Electronic Transmission Control, Thermo-Management, Processes and Tools Used in ECU Development.											
_			•	to placed on ADC								
	_	System (ABS): System overvi		is placed on ABS,								
Text 1	ics of a brake	d wheel, ABS control loop, Typica	i control cycles.									
Self-Stu	•	1. Discuss how the ECS int	_									
Compo	nent:	describing its principle	-									
		controlling engine perform										
		2. Demonstrate a Program co	, ,	•								
				electing appropriate								
		hardware and software		meet performance,								
		efficiency, and emissions g UNIT – V	goais.	8 Hours								
Flectro	nic Diesel C	ontrol (EDC): System overview, C	'ommon-rail syste									
		n for commercial vehicles, Dat										
		p control for passenger-car dies										
		nge with other systems, Serial data										
		functions, Sensotronic brake										
		functions, Purpose and function, D										
	_	rpose, Design, Method of operation	on, Safety concep	ot, Benefits of active								
	g for the drive	er.										
Text 1												
Self-Stu	•	1. Analyze and present the Des	0	•								
Compo	nent:	Electronic Control System (I										
		tools and techniques to detec										
		2. Compare and contrast differ	_	=								
		Pressure Monitoring System and performance in various of		accuracy, remadifity								
Course	Outcomes	On completion of this course, stude	<u> </u>									
COs		tcomes with <i>Action verbs</i> for the	Bloom's	Program								
005	Course topi		Taxonomy	Outcome								
			Level	Addressed (PO #)								
				with BTL								
CO1	Illustrate t	he use of automotive components,	L2	PO1(L2)								
	subsystems	and basics of Electronic Engine										
		nutomotive industry.										
CO2		concept of automotive sensors and	L3	PO1(L3)								
	actuators to	design automotive system										



Department of Electronics & Communication Engineering

CO3	Analyze the networking of various modules in automotive systems and communication protocols that interface the different electronics components, systems and mechanical counterparts.	L4	PO2 (L4)
CO4	Analyze the different automotive control systems and safety-Related Systems.	L3	PO1 (L3)

Text Book(s)

1. Automotive Mechatronics, Editor: Konrad Reif, ISBN 978-3-658-03974-5, ISBN 978-3-658-03975-2(eBook), Springer Vieweg, 2015

Reference Book(s)

1. Automotive Electronics Design Fundamentals, Nazamuz Zaman, 2015, Springer Publications. ISBN: 978-3-319-17584-3.

Web and Video link(s):

- **1.** hp-laserjet-1022-basic-driver-eng
- 2. https://youtu.be/zzpOtJA-Rqw

E-Books/Resources:

- **1.** https://www.elsevier.com/books/understanding-automotive-electronics/ribbens/978-0-12-810434-7
- 2. https://www.academia.edu/42742205/Bosch_Professional_Automotive_Information

	Course Articulation Matrix (CAM)													
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
# 1	3													
# 2	3													
# 3		3												1
# 4	3												1	
							****		•					



Department of Electronics & Communication Engineering

VLSI Laboratory [As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER – VI Course Code: P22ECL606 Credits: 01 Teaching Hours/Week (L:T:P): 0: 0: 2 CIE Marks: 50 Total Number of Teaching Hours: Lab: 2 Hrs, Exam: 2Hrs SEE Marks: 50

Course Learning Objectives: This course will enable the students to:

- Understand simulation and synthesis of digital design.
- Design and simulate the various basic CMOS digital circuits and use them in higher circuits like adders and shift registers using design abstraction concepts
- Explore the CAD tool and understand the flow of the Full Custom IC design cycle.
- Learn DRC, LVS and Parasitic Extraction of the various designs.
- Design and simulate the various basic CMOS analog circuits and use them in higher circuits like operational amplifiers using design abstraction concepts.

Course Content

Part A:

ASIC-Digital Design / FPGA Digital Design:

The following experiments involve synthesis and verification for logical equivalence.

- 1. Develop Verilog Code for ALU.
- 2. Develop Verilog code for Universal Shift Register.
- 3. Develop Verilog Code for Serial adder.
- 4. Develop Verilog Code for Radix-4 Booth Multiplier.
- 5. Develop Verilog Code for Parallel adder.
- 6. Develop Verilog code for State Machine.

Part B:

Analog Design Flow:

Perform the following steps for experiments listed below:

Steps:

- 1. Draw the schematic and verify the following: DC Analysis, Transient Analysis.
- 2. Draw the Layout and verify the DRC, ERC, and check for LVS.
- 3. RC extraction

Experiments

- 1. Design a NOT gate with given specification.
- 2. Design the following amplifiers in different topologies, for the given specification
 - > Common source amplifier
 - Common Drain amplifier.

Design an OPAMP for given specifications using Differential Amplifier.

Open Ended Experiments:

1. Design and simulate Gilbert cell for Analog multiplication

Course Outcomes: On completion of this course, students are able to:

COs	Course Outcomes with Action verbs for the	Bloom's	Program Outcome
	Course topics	Taxonomy	Addressed (PO #)
		Level	with BTL
CO1	Apply the basic knowledge of Digital system		
	and VLSI to design the schematic and Layout	Applying	PO1,PO3(L2)
	of CMOS Circuits		



P.E.S. College of Engineering, Mandya Department of Electronics & Communication Engineering

CO2		_			-			ysis, A						
		-		Tran	sient	Analy	sis ir	n analo	og	Analy	ze	P	O2 (L3))
	ci	rcuits												
CO	$\mathbf{S} \mid \mathbf{S}$	imula	te bas	ic CN	IOS o	circuits	s like	inverte	er,					
	Common Source Amplifier and Differentia									Simulate PO5 (L4))
	Amplifier using Cadence tool.													
CO	CO4 Develop a Verilog code for digital system and									PO5,PO7,PO10,PO				0,PO12
	V	erify i	ts func	tional	ity in	caden	ce tool			Creati	ng		(L6)	
					Cour	se Art	iculat	ion Ma	atrix	(CAM)			
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	2												2	
# 2		3											3	
#3	3 3													2
#4	4 3 1 1 1 2									2				



Department of Electronics & Communication Engineering

Mini Project										
[As per Choice Based Credit System (CBCS) & OBE Scheme]										
SEMESTER – VI										
Course Code:	P22ECMP607	Credits:	02							
Teaching Hours/Week (L:T:P): 0:0:2:2 CIE Marks: 50										
Total Number of Teaching Hours: 40 SEE Marks: 50										

Course Learning Objectives: This course will enable the students to:

- Identify, discuss and justify the technical aspects of the chosen project with a comprehensive and systematic approach.
- Practice acquired knowledge within the chosen area of technology for project development.
- Reproduce, improve and refine technical aspects for engineering projects.
- Work as an individual or in a team in development of technical projects.
- Communicate and report effectively project related activities and findings.

Course Outcomes: On completion of this course, students are able to:															
COs								bs for		Bloom		Progr	am Ou	tcome	
	Co	ourse	topics							Taxon	omy	Addr	essed (l	PO #)	
										Leve	el	W	ith BT	L	
CO1	in: pr	forma oblem	tion	knowle and a aition f	ne	L3		PO1, PO2, PO4 (L3)							
CO2	CO2 Design and formulate the solutions to realworld problems by applying the fundamental concepts of electronics learnt from previous and current semesters. CO3 Select the open source tools and resources in L3												PO2, PO3,PO6 (L6)		
CO3				en so oblems		ools a	nd re	sources	in	L3		PO5(L3)			
CO4	A of	dapt the	effecti work	ve con with	nmun profe		l eth	resentati ics as		L6		PO8, PO9, P10 (L6)			
CO5		_	•		-	stem v e life-lo		scope arning.	for	L6 P12(L6))		
				<u>(</u>	Cours	<u>e Artic</u>	ulatio	on Matı	rix (C	(AM)					
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO		PO	PO	PS	PS	
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2	
#1	3	3		2									3	3	
# 2		2	3			1								2	
#3					3										
# 4								3	2	3					
# 5												3			
							***	***							



Department of Electronics & Communication Engineering

Employability Enhancement Skills (EES) - VI										
[As per Choice Based Credit System (CBCS) & OBE Scheme]										
SEMESTER – VI										
Course Code:	P22HSMC608	Credits:	01							
Teaching Hours/Week (L:T:P): 0:2:0 CIE Marks: 50										
Total Number of Teaching Hours:										

Course Learning Objectives: This course will enable students to:

- Explain the basic concepts in Race and games, Linear equations, mensuration, height and distance.
- Apply the logical skills in decoding Number, letter series and Game based assessments.
- Calculations involving Time, Speed and distance, HCF & LCM, Averages and Partnerships

1 di di cito di	100			
	UNIT – I	10 Hours		
Quantitative Ap	otitude: Race and games, Linear equations			
Logical Reason	ing: Number and letter series			
Self-Study	Types of cryptarithm			
	UNIT – II	10 Hours		
Quantitative Ap	otitude: Mensuration, Height & distance.			
Logical Reason	ing: Game based assessments.			
Self-Study:				
Self-Study	Inferred meaning, Chain rule.			
	UNIT - III	8 Hours		
Quantitative Aptitude: Time, Speed and distance, HCF & LCM, Averages and Partnerships				

Self-Study	Inferred meaning, Chain rule.					
	UNIT - III	8 Hours				
Quantitative	Quantitative Aptitude: Time, Speed and distance, HCF & LCM, Averages and Partnerships					
Self-Study	Decimal fractions					
Course Outo	Course Outcomes: On completion of this course, students are able to:					
CO – 1:	Solve the problems based on Race and games, Linear equations, mensuration					
	height and distance.					
CO – 2: Solve logical reasoning problems based on Number, letter series and Gar						
	based assessments.					
CO – 3:	Solve the problems based on HCF & LCM, averages and partne	rships.				

Text Book(s):

- 1. Quantitative aptitude by Dr. R. S Agarwal, published by S.Chand private limited.
- 2. Verbal reasoning by Dr. R. S Agarwal, published by S. Chand private limited.

Reference Book(s):

- 1. Quantitative Aptitude by Arun Sharma, McGraw Hill Education Pvt Ltd
- 2. A Modern Approach to Verbal & Non-Verbal Reasoning by R.S. Agarwal.
- 3. CAT Mathematics by Abhijith Guha, PHI learning private limited.

COURSE ARTICULATION MATRIX [Employability Enhancement Skills (EES) - VI]												
COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO-1	2	2	-	-	-	-	-	-	-	-	-	2
CO-2	2	2	-	-	-	-	-	-	-	-	-	2
CO-3	2	2	-	-	-	-	-	-	-	-	-	2



Department of Electronics & Communication Engineering

Universal Human Values and Professional Ethics [As per Choice Based Credit System (CBCS) & OBE Scheme]					
SEMESTER – VI					
Course Code:	P22UHV609	Credits:	01		
Teaching Hours/Week (L:T:P):	1:0:0	CIE Marks:	50		
Total Number of Teaching Hours:	25 + 5	SEE Marks:	50		

Course objectives:

This course is intended to:

- 1. To help the students appreciate the essential complementarity between 'VALUES' and 'SKILLS' to ensure sustained happiness and prosperity which are the core aspirations of all human beings.
- 2. To facilitate the development of a Holistic perspective among students towards life and profession as well as towards happiness and prosperity based on a correct understanding of the Human reality and the rest of existence. Such a holistic perspective forms the basis of Universal Human Values and movement towards value-based living in a natural way.
- 3. To highlight plausible implications of such a Holistic understanding in terms of ethical human conduct, trustful and mutually fulfilling human behaviour and mutually enriching interaction with Nature.
- 4. This course is intended to provide a much-needed orientation input in value education to the young enquiring minds.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. The methodology of this course is explorational and thus universally adaptable. It involves a systematic and rational study of the human being vis-à-vis the rest of existence.
- 2. In addition to the traditional lecture method, different types of innovative teaching methods may be adopted so that the activities will develop students' theoretical and applied skills.
- 3. State the need for UHV activities and its present relevance in the society and Provide real-life examples.
- 4. Support and guide the students for self-study activities.
- 5. You will also be responsible for assigning homework, grading assignments and quizzes, and documenting students' progress in real activities in the field.
- 6. This process of self-exploration takes the form of a dialogue between the teacher and the students to begin with, and then to continue within the student in every activity, leading to continuous selfevolution.
- 7. Encourage the students for group work to improve their creative and analytical skills.

		-
	Module - 1	3 Hours

Introduction to Value Education

Right Understanding, Relationship and Physical Facility (Holistic Development and the Role of Education) Understanding Value Education, Self-exploration as the Process for Value Education, Continuous Happiness and Prosperity – the Basic Human Aspirations, Happiness and Prosperity – Current Scenario, Method to Fulfil the Basic Human Aspirations



Department of Electronics & Communication Engineering

Module - 2 3 Hours

Harmony in the Human Being:

Understanding Human being as the Co-existence of the Self and the Body, Distinguishing between the Needs of the Self and the Body, The Body as an Instrument of the Self, Understanding Harmony in the Self, Harmony of the Self with the Body, Programme to ensure self-regulation and Health

Module - 3 3 Hours

Harmony in the Family and Society:

Harmony in the Family – the Basic Unit of Human Interaction, 'Trust' – the Foundational Value in Relationship, 'Respect' – as the Right Evaluation, Other Feelings, Justice in Human-to-Human Relationship, Understanding Harmony in the Society, Vision for the Universal Human Order

Module - 4 3 Hours

Harmony in the Nature/Existence:

Understanding Harmony in the Nature, Interconnectedness, self-regulation and Mutual Fulfilment among the Four Orders of Nature, Realizing Existence as Co-existence at All Levels, The Holistic Perception of Harmony in Existence

Module - 5 3 Hours

Implications of the Holistic Understanding – a Look at Professional Ethics :

Natural Acceptance of Human Values, Definitiveness of (Ethical) Human Conduct, A Basis for Humanistic Education, Humanistic Constitution and Universal Human Order, Competence in Professional Ethics Holistic Technologies, Production Systems and Management Models-Typical Case Studies, Strategies for Transition towards Value-based Life and Profession

Course outcome (Course Skill Set)

At the end of the course, students are expected to become more aware of themselves, and their surroundings (family, society, nature);

- They would become more responsible in life, and in handling problems with sustainable solutions, while keeping human relationships and human nature in mind.
- They would have better critical ability.
- They would also become sensitive to their commitment towards what they have understood (human values, human relationship and human society).
- It is hoped that they would be able to apply what they have learnt to their own self in different day-to-day settings in real life, at least a beginning would be made in this direction.

Expected to positively impact common graduate attributes like:

- 1. Ethical human conduct
- 2. Socially responsible behaviour
- 3. Holistic vision of life
- 4. Environmentally responsible work
- 5. Having Competence and Capabilities for Maintaining Health and Hygiene
- 6. Appreciation and aspiration for excellence (merit) and gratitude for all



Department of Electronics & Communication Engineering

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

Continuous internal Examination (CIE)

- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.
- CIE paper shall be set for 25 questions, each of the 02 marks. The pattern of the question paper is MCQ (multiple choice question). The time allotted for SEE is 01 hour. The student has to secure a minimum of 35% of the maximum marks meant for SEE.

The sum of two tests, will be out of 100 marks and will be scaled down to 50 marks Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examinations (SEE)

SEE paper shall be set for **50 questions**, each of the 01 marks. **The pattern of the question paper is MCQ (multiple choice questions). The time allotted for SEE is 01 hour.** The student has to secure a minimum of 35% of the maximum ma

Suggested Learning Resources:

Books for READING:

Text Book and Teachers Manual

- The Textbook A Foundation Course in Human Values and Professional Ethics, R R Gaur, R Asthana, G P Bagaria, 2nd Revised Edition, Excel Books, New Delhi, 2019. ISBN 978-93-87034-47-1
- The Teacher"s Manual for A Foundation Course in Human Values and Professional Ethics, R R Gaur, R Asthana, G

Reference Books

- 1. Jeevan Vidya: Ek Parichaya, A Nagaraj, Jeevan Vidya Prakashan, Amar kantak, 1999.
- 2. Human Values, A.N. Tripathi, New Age Intl. Publishers, New Delhi, 2004.
- 3. The Story of Stuff (Book).
- 4. The Story of My Experiments with Truth by Mohandas Karamchand Gandhi
- 5. Small is Beautiful E. F Schumacher.
- 6. Slow is Beautiful Cecile Andrews
- 7. Economy of Permanence J C Kumarappa
- 8. Bharat Mein Angreji Raj Pandit Sunderlal
- 9. Rediscovering India by Dharampal
- 10. Hind Swaraj or Indian Home Rule by Mohandas K. Gandhi
- 11. India Wins Freedom Maulana Abdul Kalam Azad
- 12. Vivekananda Romain Rolland (English)
- 13. Gandhi Romain Rolland (English)
- 14. Sussan George, 1976, How the Other Half Dies, Penguin Press. Reprinted 1986, 1991
- 15. Donella H. Meadows, Dennis L. Meadows, Jorgen Randers, William W. Behrens III, 1972, Limits to Growth Club of Rome's report, Universe Books.



Department of Electronics & Communication Engineering

- 16. A Nagraj, 1998, Jeevan Vidya Ek Parichay, Divya Path Sansthan, Amarkantak.
- 17. P L Dhar, RR Gaur, 1990, Science and Humanism, Commonwealth Publishers.
- 18. A N Tripathy, 2003, Human Values, New Age International Publishers.
- 19. SubhasPalekar, 2000, How to practice Natural Farming, Pracheen (Vaidik) KrishiTantraShodh, Amravati.
- 20. E G Seebauer & Robert L. Berry, 2000, Fundamentals of Ethics for Scientists & Engineers, Oxford University Press
- 21. M Govindrajran, S Natrajan & V.S. Senthil Kumar, Engineering Ethics (including Human Values), Eastern Economy Edition, Prentice Hall of India Ltd.
- 22. B P Banerjee, 2005, Foundations of Ethics and Management, Excel Books.
- 23. B L Bajpai, 2004, Indian Ethos and Modern Management, New Royal Book Co., Lucknow. Reprinted 2008.

Web links and Video Lectures (e-Resources):

Value Education websites,

- https://www.uhv.org.in/uhv-ii,
- http://uhv.ac.in,
- http://www.uptu.ac.in
- Story of Stuff,
- http://www.storyofstuff.com
- Al Gore, An Inconvenient Truth, Paramount Classics, USA
- Charlie Chaplin, Modern Times, United Artists, USA
- IIT Delhi, Modern Technology the Untold Story
- Gandhi A., Right Here Right Now, Cyclewala Productions
- https://www.youtube.com/channel/UCQxWr5QB_eZUnwxSwxXEkQw
- https://fdp-si.aicte-india.org/8dayUHV download.php
- https://www.youtube.com/watch?v=8ovkLRYXIjE
- https://www.youtube.com/watch?v=OgdNx0X923I
- https://www.youtube.com/watch?v=nGRcbRpvGoU
- https://www.youtube.com/watch?v=sDxGXOgYEKM



Department of Electronics & Communication Engineering

Nat	ional Service Scheme ((NSS)	
[As per Choice B	ased Credit System (CBCS	S) & OBE Scheme]	
-	SEMESTER - VI		
Course Code:	P22NSS610	Credits:	00
Teaching Hours/Week (L:T:P):	0:0:2	CIE Marks:	50
Total Number of Teaching Hours:	20-24 Hrs	SEE Marks:	50

Course Outcomes (COs):

Upon successful completion of this course, students will be able to:

- **CO1: Implement plantation programs:** Plan and execute plantation projects and manage plant adoption programs promoting environmental stewardship.
- **CO2: Organize social harmony events:** Design and organize events promoting national integration and social harmony.
- **CO3:** Address school infrastructure needs: Assess and address infrastructure needs in government schools, considering budget, feasibility, and community.
- **CO4: Apply engineering to community projects:** Integrate engineering knowledge to develop solutions for environmental projects, infrastructure improvements, and event logistics.
- **CO5: Demonstrate community engagement:** Demonstrate commitment to community engagement and social responsibility through project work.

Course Description: This course focuses on practical strategies for community engagement and positive social impact, covering environmental initiatives like plantation and plant adoption, promoting national integration and social harmony, and supporting educational infrastructure development in government schools. It emphasizes project planning, implementation, and community collaboration.

Course Content:

- Plantation and adoption of plants, including learning about different plant species.
- Organizing national integration and social harmony events/workshops/seminars (minimum 2 programs).
- Supporting government school rejuvenation and infrastructure improvement.



Module III: Aerobics

P.E.S. College of Engineering, Mandya Department of Electronics & Communication Engineering

Physical E	ducation (Sports & Atl	nletics) – II					
[As per Choice Based Credit System (CBCS) & OBE Scheme]							
	SEMESTER - VI						
Course Code:	P22PED610	Credits:	00				
Teaching Hours/Week (L:T:P):	0:0:2	CIE Marks:	50				
Total Number of Teaching Hours:	Total Number of Teaching Hours: 20-24 Hrs SEE Marks:						
Course Outcomes: At the end of the co	ourse, the student will be	able to					
1. Understand the Postural deform	nities and Stress manage	ment in sports and athle	tics				
2. Participate in the competition a	2. Participate in the competition at regional/state / national / international levels.						
3. Understand and practice of specific games and athletic Jumping events.							
4. Understand and practice of Aer	obics.						
Module I: Orientation			4 Hours				
1. Postural deformities							
2. Stress management							
Module II: Specific games (Any one to	o be selected by the stu	dent)	16 Hours				
1. Throw ball							
2. Table Tennis							
3. Athletics (Field Events- Jumps)) – Any event as per ava	ilability of Ground.					

4 Hours



Department of Electronics & Communication Engineering

	Yoga		
[As per Choice B	ased Credit System (CBCS	6) & OBE Scheme]	
	SEMESTER - VI		
Course Code:	P22YOG610	Credits:	00
Teaching Hours/Week (L:T:P):	0:0:2	CIE Marks:	50
Total Number of Teaching Hours:	20-24 Hrs	SEE Marks:	50

Course Outcomes (COs):

Upon successful completion of this course, students will be able to:

- **CO1: Understand advanced Ashtanga Yoga:** Explain Dharana, Dhyana, and Samadhi within Patanjali's framework and their relevance to personal growth.
- **CO2: Perform advanced Yoga practices safely:** Execute advanced Suryanamaskar, Asanas, kapalabhati, and Pranayama with precision, control, and safety awareness.
- **CO3: Analyze advanced Yoga's effects:** Describe the benefits and risks of advanced techniques and their impact on body, mind, and higher cognitive functions.
- **CO4: Apply advanced Yoga for well-being and performance:** Integrate advanced techniques for enhanced self-awareness, stress resilience, and peak mental performance.
- **CO5: Understand the holistic nature of Yoga:** Articulate the connection between Asanas, Pranayama, concentration, meditation, and deeper states of consciousness.

Course Description: This course builds upon foundational Yoga principles and practices, exploring advanced techniques for enhancing physical, mental, and spiritual well-being. It delves into the latter stages of Ashtanga Yoga, including Dharana (concentration), Dhyana (meditation), and an introduction to Samadhi. Practical training includes advanced variations of Suryanamaskar, challenging Asanas focusing on strength, balance, and flexibility, advanced Kapalabhati practice, and specific Pranayama techniques. The course aims to equip students with tools for deep relaxation, enhanced focus, improved self-awareness, and a greater understanding of the mind-body connection.

Course Content:

- Ashtanga Yoga: Dharana, Dhyana, Samadhi (brief introduction)
- **Suryanamaskar:** 12 counts, 8 rounds (revision and advanced variations)
- Asanas:
 - o Sitting: Bakasana, Hanumanasana, Ekapada Rajakapotasana, Yogamudra in Vajrasana
 - o Standing: Vatayanasana, Garudasana
 - Balancing: Veerabhadrasana (likely meant as a balancing pose within the series),
 Sheershasana
- **Kapalabhati:** 80 strokes/min, 3 rounds (revision and advanced practice)
- **Pranayama:** Bhastrika, Bhramari

Meaning, Need, importance of Pranayama. Different types. Meaning by name, technique, precautionary measures and benefits of each Pranayama