P.E.S. COLLEGE OF ENGINEERING, MANDYA

(An Autonomous Institution affiliated to VTU, Belagavi)



MASTER OF TECHNOLOGY In VLSI Design and Embedded System

SCHEME AND SYLLABUS

2022-23

Department of Electronics and Communication Engineering

P.E.S COLLEGE OF ENGINEERING, MANDYA-571401

KARNATAKA

<u>Vision</u>

PESCE shall be a Leading Institution Imparting Quality Engineering and Management Education developing creative and socially responsible professionals.

Mission

- Provide state of the art infrastructure, motivate the faculty to be proficient in their field of Specialization and adopt best teaching-learning practices.
- Impart engineering and managerial skills through competent and committed faculty using Outcome based educational curriculum.
- Inculcate professional ethics, leadership qualities and entrepreneurial skills to meet the societal needs.
- > Promote research, product development and industry-institution interaction.

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

About the Department:

The department of Electronics and Communication Engineering was incepted in the year 1967 with an undergraduate program in Electronics and Communication Engineering. Initially program had an intake of 60 students and presently 150 students graduate every year. The long journey of 50 years has seen satisfactory contributions to the society, nation and world. The alumni of this department have strong global presence making their alma mater proud in every sector they represent.

Department has started its PG program in the year 2012 in the specialization of VLSI design and Embedded systems. Equipped with qualified and dedicated faculty department has focus on VLSI design, Embedded systems and Image processing. The quality of teaching and training has yielded high growth rate of placement at various organizations. Large number of candidates pursuing research programs (M.Sc/Ph D) is a true testimonial to the research potential of the department.

Vision

The department of E & C would Endeavour to create a pool of Engineers who would be **extremely competent technically, ethically strong** also fulfil their obligation in terms of **social responsibility**.

Mission

- M1: Adopt the best pedagogical methods and provide the best facility, infrastructure and an ambience conducive to imbibe technical knowledge and practicing ethics.
- ➤ M2:Group and individual exercises to inculcate habit of analytical and strategic thinking to help the students to develop creative thinking and instill team skills
- M3:MoUs and Sponsored projects with industry and R & D organizations for Collaborative learning.
- M4: Enabling and encouraging students for continuing education and moulding them for life-long learning process.

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

(A) Programme Learning Objectives (PLOs)

M.Tech in VLSI Design and Embedded system during two years term, aims to

- 1. Provide the students with strong fundamental and advanced knowledge in VLSI design and Embedded system with an emphasis to solve engineering problems.
- 2. Train the students in VLSI and Embedded system design tools and make them fit for the industries.
- 3. Inculcate in students the professional and ethical attitude, effective Communication skills, team spirit and nurture them as leaders.
- 4. Provide teaching skills and inculcate spirit of research.
- 5. Motivate to continue education leading to doctoral degree and choose research as Career option.

(B) Programme Outcomes (POs):

The Master of Technology Programme in Electronics and Communication Engineering [M.Tech in VLSI Design and Embedded systems] must demonstrate that its Post graduates have

- 1. An ability to apply knowledge gained out of this program to develop products and solutions in the area of VLSI design and Embedded Systems.
- 2. An understanding of professional and ethical responsibilities at national and internationallevels.
- 3. An ability to effectively communicate both written and oral on social and technical Problems at national and global scenarios.
- 4. An ability to engage in independent and lifelong learning in the broad context of Technological change.
- 5. Ability to carry- out independent research.

A total of 80 credits for 2 years M.Tech programme

Credit pattern

Professional Core Courses: - I Semester 08 credits

II Semester 05 credits

III Semester 04 credits

Total credits for Professional core courses is 17 credits

Integrated Professional Core Courses: - I Semester 04 credits

II Semester 04 credits

Total credits for Integrated Professional core courses is 08 credits

Professional Elective Course: - I Semester 06 credits

II Semester 06 credits

III Semester 03 credits

Total credits for Professional Elective courses is 15 credits

Open Elective course:03 credits

Self Study course: - 02 credits

Societal Project: - 02 credits

Lab: - 04 credits

Internship: - 06 credits

Pedagogy Training: - 03 credits

Term Paper:- 02 credits

Project work:- 18 credits,

A total of 80 credits for 2 years M.Tech programme

I – Semester										
				Teachir	ng Hour	rs/Week	Exami	nation	Marks	
Co	urse Code		Course Title	Theory	Tutori al	Practica l / Field work	CIE	SEE	Total	Credit s
P22	MECE11	СМО	S VLSI Design (PCC)	04			50	50	100	4
P22	MECE12	Embe (PCC	mbedded system design PCC)				50	50	100	4
P22	MECE13	Digita Verilo	Digital System design using Verilog(IPCC)			02	50	50	100	4
P22	MECE14X	Profe (PEC	Professional Elective – I PEC)				50	50	100	3
P22	MECE15X	Profe (PEC	Professional Elective – II (PEC)				50	50	100	3
P22	MECEL16	VLSI Embe (PCC	/LSI Design and Embedded system –I PCCL)			02	50	50	100	2
		Tota	1	18		04	300	300	600	20
	Profess	ional	Elective - I		Pro	ofessiona	l Electi	lective - II		
SI. No	Course C	Code	Course Title	Sl. No	Cours	e Code		Course	e Title	
1.	P22 MECI	E141	Advances In IC Fabrication Technology	1.	P22MECE151		ASIC Design			
2.	P22MECE	E142	Physical Design	2.	P22ME	ECE152	MEM	S and S	Sensors	
	Co P22 P22 P22 P22 P22 P22 P22 P22 P22 P2	Course Code P22MECE11 P22MECE12 P22MECE13 P22MECE14X P22MECE15X P22MECE15X P22MECE15X SI. No Course C 1. P22MECE	Course CodeP22MECE11CMOP22MECE12Embe (PCC)P22MECE13Digita VerildP22MECE14XProfes (PEC)P22MECE15XProfes (PEC)P22MECE15XProfes (PEC)P22MECE116Embe (PEC)P22MECE116VLSI Embe (PCC)P22MECE116Sin No Professional Sl. NoCourse Code1.P22MECE1412.P22MECE142	I - 3Course CodeCourse TitleP22MECE11CMOS VLSI Design (PCC)P22MECE12Embedded system design (PCC)P22MECE13Digital System design using Verilog(IPCC)P22MECE14XProfessional Elective – I (PEC)P22MECE15XProfessional Elective – II (PEC)P22MECE16VLSI Design and Embedded system –I (PCCL)TotalSi. Course CodeCourse TitleSi. NoCourse CodeCourse Title1.P22 MECE141Advances In IC Fabrication Technology2.P22MECE142Physical Design	$ \begin{array}{c c c c c c } \label{eq:constraint} I & I & I & I & I & I & I & I & I & I $	I - SemesterCourse CodeTeachurg Hour $Course CodeCourse TitleTeachurg HourP22 \square CE11CMUS VLSI Design (PCC)04P22 \square CE12Embedded system design (PCC)04P22 \square CE13Digital System design usingVerilog(IPCC)03P22 \square CE13Professional Elective - I(PCC)03P22 \square CE15XProfessional Elective - II(PCC)03P22 \square CE15XVLSI Design and(PCC)01P22 \square CE116Course TitleSlRoSlPariationSlFabricationSlFabricationSlFabricationSlFabricationP22MECE142Advances In ICFabricationSlFabricationSlFabricationSlFabricationSlFabricationP22MECE1421P22MECE142Pascal Design2.P22MECE142Professional Elective - IPCCProfessional Elective - IPCCProfessional Elective - IPCCPCProfessional Elective - IPCCProfessional Elective - IPCCPC$	I - SemesterCourse CodeTeaching HouseNeetee $22 \square CC11$ Course TitleTeaching HouseNeetee $P22 \square CC11$ CMOS VLSI Design (PCC)04 $P22 \square CC12$ Embedded system design (PCC)04 $P22 \square CC12$ Digital System design using (PCC)03 $P22 \square CC13$ Professional Elective - I (PEC)03 $P22 \square CC152$ VLSI Design and (PCC)01 $P22 \square CC154$ VLSI Design and (PCC)01 $P22 \square CC154$ VLSI Design and (PCC)Professional Elective - II (PCCL)03O2Professional Elective - II (PCCL)03O2Professional Elective - II (PCCL)03O2Professional Elective - II (PCCL)03O2Professional Elective - II (PCCL)03O2O2Professional Elective - II (PCCL)04IProfessional Elective - ISi NoSi No </td <td>I - SemesterCourse CodeTeaching Hourse NeekExamiCourse CodeTeaching Hourse NeekExamiCourse CodeTeaching Hourse NeekExamiP22WECE11CMOUS VLSI Design (PCC)0450P22WECE13Digital System design using (PCC)0350P22WECE13Professional Elective - I (PCC)0350P22WECE15XProfessional Elective - I (PCC)0350P22WECE151VLSI Design and (PCC)0102Professional Elective - II (PCC)0302P12WECE151NuStoreProfessional Elective - II (PCC)0102P12WECE151NuStoreP10StoreStoreP10StoreStoreStoreStoreStoreStoreStoreStoreStoreStoreSt</td> <td>$\begin{tabular}{ c$</td> <td>I – Semester Tale of practice procession of the proces</td>	I - SemesterCourse CodeTeaching Hourse NeekExamiCourse CodeTeaching Hourse NeekExamiCourse CodeTeaching Hourse NeekExamiP22WECE11CMOUS VLSI Design (PCC)0450P22WECE13Digital System design using (PCC)0350P22WECE13Professional Elective - I (PCC)0350P22WECE15XProfessional Elective - I (PCC)0350P22WECE151VLSI Design and (PCC)0102Professional Elective - II (PCC)0302P12WECE151NuStoreProfessional Elective - II (PCC)0102P12WECE151NuStoreP10StoreStoreP10StoreStoreStoreStoreStoreStoreStoreStoreStoreStoreSt	$\begin{tabular}{ c $	I – Semester Tale of practice procession of the proces

3.	P22MECE143	System on Chip	3.	P22MECE153	Applications of Machine learning in VLSI				
4.	P22MECE144	Internet of things	4.	P22MECE154	Hardware-Software Co- design				
Note	Note: PCC: Professional Core Course IPCC-Integrated Professional Core Courses PEC-								

ote: PCC: Professional Core Course | IPCC-Integrated Professional Core Courses | PEC-Professional Elective Course|

PCCL - Professional Core Course Laboratory | MCC – Mandatory Credit Course

			II – S	emeste	er					
SI		le Course Title		Teac	Teaching Hours/Week			minati M <u>arks</u>	ion	Cradit
No.	Course Code			Theor	y Tutori al	Practic Field work	al / CIE	SEE	Tota l	S
1.	P22MECE21	Resea IPR ([Con	Research Methodology and PR (MCC) [Common to all PG Programs]				50	50	100	3
2.	P22MECE22	Syste	m Verilog (IPCC)	04		02	50	50	100	5
3.	P22MECE23	CMC Circu	OS Mixed Mode VLSI hits (PCC)	04			50	50	100	4
4.	P22MECE24X	Profe (PEC	Professional Elective – III (PEC)				50	50	100	3
5.	P22MECE25X	Profe (PEC	Professional Elective – IV (PEC)				50	50	100	3
6.	P22MECEL26	VLSI syste	Design and Embedded m -II (PCCL)	01		02	50	50	100	2
		Tot	al	18		04	300	300	600	20
	Profess	ional	Elective - III	Professional Elective - IV						
SI No	Course Co	ode	Course Title	Sl. No	Course	Code	Co	ourse T	Title	
1.	. P22MECE2	41	ARM Processors	1.	P22MEC	CE251	Low powe	er VLS	I desi	gn
2.	. P22MECE2	42	Embedded system design with FPGA	2.	P22MEC	CE252	Automotiv	Automotive Electronics		
3.	. P22MECE2	43	Robotics and	3.	P22MEC	CE253	Design of	Design of VLSI system		

system Note: PCC: Professional Core Course | IPCC-Integrated Professional Core Courses | PEC-**Professional Elective Course**

4.

P22MECE254

RF Integrated Circuits

Automation

Advanced in VLSI

PCCL - Professional Core Course Laboratory | MCC - Mandatory Credit Course

4.

P22MECE244

	III – Semester									
			Teachi	ng Hour	s/Week	Exami	nation	Marks		
Sl. No.	Course Code	Course Title	Theory	Tutoria l	Practic al / Field work	CIE	SEE	Total	Credits	
1.	P22MECE31	Multi core architecture and Programming (PCC)	04			50	50	100	4	
2.	P22MECE32X	Professional Elective – V(PEC)	03			50	50	100	3	
3.	P22MECEO33 X	Open Elective Course (OEC)	03			50	50	100	3	
4.	P22MECE34	Societal Project			04	100		100	2	
5.	P22MECE35	Self-Study Course – I (AEC)				100		100	2	
6.	P22MECE36	Project Phase – I	-		04	100		100	2	
7.	P22MECE37	Internship	(06 weeks Internship Completed during the intervening vacation of II and III semesters)		50	50	100	6		
]	Total	10		08	500	200	700	22	

	Professional	Elective - V	Open Elective				
Sl. No	Course Code	Course Title	Sl. No	Course Code	Course Title		
1.	P22MECE321	High Performance digital VLSI Circuit Design	1.	P22MECEO331	Embedded systems		
2.	P22MECE322	Network on chip	2.	P22MECEO332	Microcontrollers		
3.	P22MECE323	Real time Operating system	3.	P22MECEO333	Automotive Electronics		
4.	P22MECE324	VLSI Testing and Verification	4.	P22MECEO334	Future Technology		

Note: PCC: Professional Core Course | IPCC-Integrated Professional Core Courses | PEC-Professional Elective Course |

OEC – Open Elective Course | AEC – Ability Enhancement Course

	IV – Semester									
CI			Teach	ing Hou	rs/Week	Exa N	minat Iarks	ion		
51. No.	Course Code	Course Title	Theor y	Tutorial	Practica l / Field work	CIE	SEE	Total	Credits	
1.	P20MECE41	Project Phase – II			08	100	100	200	16	
2.	P20MECE42	Term Paper				100		100	2	
Total						200	100	300	18	

Category of Courses:

Integrated Professional Core Course (IPCC)

Integrated Professional Core Course (IPCC) refers to Professional Theory Core Course Integrated with practical of the same course. The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by OIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper.

Ability Enhancement Courses (AEC):

- These courses are prescribed to help students to enhance their skills in fields connected to the field of specialisation as well allied fields that leads to employable skills. Involving in learning such courses are impetus to lifelong learning.
- The courses under this category are online courses published in advance and approved by the concerned Board of Studies.
- Registration to Ability Enhancement Course shall be done in consultation with the mentor and is compulsory during the concerned semester.
- In case a candidate fails to appear for the proctored examination or fails to pass the selected online course, he/she can register and appear for the same course if offered during the next session or register for a new course offered during that session, in consultation with the mentor.

The Self-Study Course is an AEC and should be chosen from the available 08 weeks NPTEL online courses recommended by the concerned Board of Studies. The student can undergo NPTEL course registration during I / II / III Semester and the credit will be considered in III Semester. The 100 marks CIE assessment is based on the final NPTEL score (i.e. Online assignments: 25% + Proctored exam: 75%). The NPTEL score will be mapped directly to the CIE marks only if he /she has completed the NPTEL course (i.e. Certification). Those, who do not take-up/ Complete the NPTEL course shall be declared as failed and have to complete during the subsequent examination after satisfying the NPTEL requirements.

Societal Project

Students in consultation with the internal guide as well as with external guide (much preferable) shall involve in applying technology to work out/proposing viable solutions for societal problems. CIE marks shall be awarded by a committee comprising of HoD as Chairman, Guide/co-guide if any, and a senior faculty of the department. The CIE marks awarded shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in the ratio of 50:25:25.

Those, who have not pursued /completed the Societal Project, shall be declared as fail in the course and have to complete the same during subsequent semester/s after satisfying the Societal Project requirements. There is no SEE for this course.

Internship

All the students shall have to undergo a mandatory internship of **06 weeks** during the vacation of II and III semesters. A Semester End Examination shall be conducted during III semester and the prescribed internship credit shall be counted in the same semester. The internship shall be considered as a head of passing and shall be considered for vertical progression as well as for the award of degree. Those, who do not take-up/complete the internship shall be declared as fail in the internship course and have to complete the same during the subsequent Semester End examination after satisfying the internship requirements.

Internship SEE shall be as per the University norms. CIE marks shall be awarded by a committee comprising of HoD as Chairman, Guide/co-guide if any, and a senior faculty of the department. The CIE marks awarded for Internship shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in the ratio of 50:25:25.

Project Work Phase-1

The project work shall be carried out individually. However, in case a disciplinary or interdisciplinary project requires more participants, then a group consisting of not more than three shall be permitted. Students in consultation with the guide/co-guide (if any) in disciplinary project or guides/co-guides (if any) of all departments in case of multidisciplinary projects, shall pursue a literature survey and complete the preliminary requirements of the selected Project work. Each student shall prepare a relevant introductory project document, and present a seminar.

CIE marks shall be awarded by a committee comprising of HoD as Chairman, all Guide/s and co-guide/s (if any) and a senior faculty of the concerned departments. The CIE marks awarded for project work phase -1, shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in the ratio of 50:25:25.

Project Work Phase-2

Students in consultation with the guide/co-guide (if any) in disciplinary project or guides/coguides (if any) of all departments in case of multidisciplinary projects, shall continue to work of Project Work phase -1to complete the Project work. Each student / batch of students shall prepare project document and present a seminar.

CIE marks shall be awarded by a committee comprising of HoD as Chairman, all Guide/s and co-guide/s (if any) and a senior faculty of the concerned departments. The CIE marks awarded for project work phase -1, shall be based on the *overall completion & demonstration / execution of the project work*, *Project Presentation skill and performance in the Question and Answer session* in the ratio of 50:25:25.

SEE evaluation shall be for 100 marks and it is based on *Thesis Report (Average Score of External and Internal Examiner)* and *project viva voce* in the ratio of 50:50 that has to be conducted jointly by internal and external examiner.

Term Paper

The term paper is purely based on the project work he/she chooses. The Term paper shall be for 100 marks CIE only. It has to be evaluated by the committee formed by HOD consisting of PG coordinator, guide and subject expert internal/ external for each candidate.

The term paper evaluation is based on the publication of an article in peer reviewed conference/ journal (national/ international) and quality of the journal. If the term paper is not published by the candidate or the same is communicated for publication at the end of his/ her tenure, then the committee formed by HOD consisting of PG coordinator, guide and subject expert internal/ external for each candidate will assess for the award of credit.

Circuits, Cascode Voltage Switch Logic, Dynamic Circuits, Pass Transistor Circuits, Circuit								
Pitfalls-Threshold Drops, Ratio Failure, Leakage, Charge Sharing, Power Supply Noise,								
Hotspots	Hotspots.							
Text1: Chapter 8.1–8.3, 8.4-(8.4.1-8.4.3) Chapter 9.19.2 [9.2.1(9.2.1.1, 9.2.1.2), 9.2.2, 9.2.3,								
9.2.4 (9.2.4.1, 9.2.4.2), 9.2.5], 9.3-(9.3.1-9.3.6).								
Self-Stu	dy	1. Create a Circuit Characteriza	ation.					
Compon	nent:	2. Study on Interconnect Simul	ation.					
		UNIT – IV		8 Hours				
Sequent	ial Circu	it Design: Introduction, See	quencing Static	Circuits-Sequencing				
Methods	, Max and	Min Delay Constraints, Circu	it Design of Late	ches and Flip-Flops-				
Conventional CMOS Latches and Flip Flops, Pulsed Latches, Resettable Latches, Enabled								
Latches	and Flip	flops, Static Sequencing Eleme	ent Methodology-O	Choice of Elements,				
Characte	rizing Sequ	encing Element Delays, State Ret	tention Registers.					
Datapat	h Subsyst	ems: Introduction, Addition/S	ubtraction-Single	Bit Addition, Carry				
Propagat	e Addition	-Carry Ripple Adder, Carry G	eneration and Pro	pagation, PG Carry				
Ripple C	arry Skip a	nd Carry Look-ahead Adder, Sub	traction, Multiple I	Input Addition.				
Text1:C	hapter 10.1,	10.2(10.2.1-10.2.3),10.3(10.3.1-1	0.3.5),10.4(10.4.1-	10.4.3),				
C	hapter 11.1	, 11.2.1, 11.2.2 -(11.2.2.1-11.2.2.6	5),11.2.3,11.2.4.					
Self-Stu	dy	1. Study and present on Seque	ncing Dynamic Cir	cuits, Synchronizers,				
Compon	ent:	One/Zero Detectors & Com	parators.					
UNIT – V 8 Hours								
Datapath subsystem: Counters-Binary counters, Fast Binary Counters, Ring and Johnson								
Counter, Linear Feedback Shift Registers., Boolean Logical Operations, Coding-Parity, Error								
Correcting Codes, Gray Code, XOR/XNOR Circuit Forms, Shifters-Funnel and Barrel								
Shifter, Alternative Shift Function.								
Array Subsystems: Introduction, SRAM-SRAM Cells, Row and Column Circuitry,								
multiported SRAM and register Files, Large SRAMs and Low Power SRAMs, Area, Delay								
and Pow	er of RAMs	s and Register files.						
Text1:C	hapter 11.5	– 11.8, Chapter 12.1 – 12.2						
Self-Stu	dy	1. Study of Multiplication.						
Compon	ent:	2. Explore and analyze DRAM						
Course	Autcomes	On completion of this course stu	dents are able to:					
Course		On completion of this course, stu		Program				
	Course O	utcomes with Action verbs for	Bloom's	Outcome				
COs	the Course	topics	Taxonomy	Addressed (PO #)				
	the Course	c topics	Level	with BTL				
	Annly the	knowledge of the basic VLSI						
	circuit to i	nterpret the concept of MOS						
CO1	Theory an	d CMOS Processing	L2	PO1 [L2]				
	Technolog	v						
	Analyze f	he different techniques in						
	designing	Combinational and Sequential	L2 L3	PO1 [L2].				
CO2	CMOS cir	CMOS circuita						
CO2		cuits		PO4 [L3]				
CO2	Analyze f	recuits. he Data path and Array path		PO4 [L3] PO1 [L2]				
CO2 CO3	Analyze t	cuits. he Data path and Array path is in Digital Circuits.	L2, L3	PO4 [L3] PO1 [L2] PO5 [L3]				
CO2 CO3	Analyze t subsystem	he Data path and Array path is in Digital Circuits.	L2, L3	PO4 [L3] PO1 [L2] PO5 [L3] PO1 [L2]				
CO2 CO3 CO4	Analyze t subsystem Illustrate and power	he Data path and Array path is in Digital Circuits. and outline concept of delay	L2, L3 L2, L3	PO4 [L3] PO1 [L2] PO5 [L3] PO1 [L2] PO4 [L3]				
CO1	circuit to i Theory an Technolog	nterpret the concept of MOS d CMOS Processing gy.	L2	PO1 [L2]				
CO1	circuit to i	nterpret the concept of MOS	L2	PO1 [L2]				
CO1	Theory on	d CMOS Processing	L2	PO1 [L2]				
	Tachnolog							
	A noluzo t	y. ha different techniques in						
	designing	Combinational and Sequential	1213	PO1 [L2].				
CO2	CMOS circuits PO4 [L3]							
CO2		cuits.		PO4 [L3]				
CO2	Analyze t	cuits. he Data path and Array path	1213	PO4 [L3] PO1 [L2]				
CO2 CO3	Analyze t subsystem	he Data path and Array path is in Digital Circuits.	L2, L3	PO4 [L3] PO1 [L2] PO5 [L3]				
CO2 CO3 CO4	Analyze t subsystem Illustrate	he Data path and Array path is in Digital Circuits. and outline concept of delay	L2, L3 L2, L3	PO4 [L2], PO4 [L3] PO1 [L2] PO5 [L3] PO1 [L2]				
CO2 CO3 CO4	Analyze ti subsystem Illustrate and power	he Data path and Array path is in Digital Circuits. and outline concept of delay in CMOS Circuits.	L2, L3 L2, L3	PO4 [L3] PO1 [L2] PO5 [L3] PO1 [L2] PO4 [L3]				

	dev	vices using CA	D tools.			PO	95 [L3]		
Text	Text Book(s):								
1. N	1. Neil H. E. Weste, David Money Harris, "CMOS VLSI Design: a Circuits and Systems								
I	Perspecti	ive", Pearson(Fourth Edition	n),ISBN 10:	0-321-54774-8,	ISBN 13	: 978-0-321-		
5	54774-3								
Refe	Reference Book(s):								
1. 5	Sung Mo	Kang & Yosut	f Lederabic La	aw, "CMOS I	Digital Integrate	ed Circui	its: Analysis		
a	and Desig	gn ", McGraw-	Hill (Third Ed	lition), ISBN:	9780071243421	,9780071	243421.		
2. V	Wayne, V	Wolf, " Moder	n VLSI desig	gn: System o	on Silicon", Pea	rson Edu	cation", 2nd		
E	Edition, ISBN: 81-7758-411-1.								
3. I	3. Douglas A Pucknell & Kamran Eshragian, "Basic VLSI Design", PHI 3rd Edition								
((original Edition – 1994), ISBN: 978-81-203-0986-9.								
4. J	ohn .P. U	Jyemura, " Int i	roduction to V	VLSI Circuit	s and Systems",	John Wil	ey.		
Web	Web and Video link(s):								
1. h	nttps://ww	ww.youtube.co	m/watch?v=o	L8SKNxEaHs	s&list=PLLy_2iU	UCG87Bc	lulp9brz9Ac		
V	W_TnF	CUmM.							
E-Be	ooks/Res	sources:							
1. <u>h</u>	nttps://bo	oks.google.co.	in/books/abou	t/CMOS_VLS	SI_Design_A_cin	rcuits_and	l_systems.ht		
<u>n</u>	nl?id=0F	AwDwAAQE	AJ&redir_esc	<u>≔y</u> .					
2. h	nttps://pa	ges.hmc.edu/h	arris/cmosvlsi	/4e/index.htm	1.				
Course Articulation Matrix (CAM)									
	CO	PO1	PO2	PO3	PO4		PO5		
	#1	3							
	#2	2			2				
	#3	2					2		
	#4	3			2				

EMBEDDED SYSTEMS DESIGN								
[As per Choice Based Credit System (CBCS) & OBE Scheme]								
Course Color		DOMESTER - 1	Caralitar	04				
Course Code:	alt (I. T.D).	P22MECE12	CIE Morker	<u> </u>				
Teaching Hours/ we	ek (L:1:P):	4:0:0 52	CIE Marks:	50				
Course Learning Ob	viectives: At the	34	SEE Marks:	able to:				
• Provide general approach to Embedded System (ES) design								
 How de general approach to Embedded System (ES) design Understand the role of different CDU components in Embedded System design and 								
their influence	on performance		ints in Embedded Sys	actin design and				
 Provide under 	standing of diffe	rent programming	models					
 Discuss the h 	asics of operativ	a system and dif	ferent scheduling alg	orithms for real				
• Discuss the b	asies of operation	ig system and un	ierent scheduning alg	onumis for real				
Describe pro	oram ontimizati	on safety and a	acurity design issue	s in embedded				
designs	gram optimizati	on, salety and s	security design issue	s in childedded				
	TINI	тт		11 II				
	UNI	1 - 1		11 Hours				
Embedded Compu	ting: Introduct	ion, Complex S	systems and Microp	rocessors, The				
embedded system des	ign process.							
CPU Components:	Introduction,	Programming in	put and output, Su	pervisor mode,				
exceptions, and traps								
Text 1: 1.1, 1.2,1.3, 3	.1, 3.2, 3.3							
Self-Study 1. Design a simple model train controller using an ARM								
Component:	microcontro	oller, implementin	g a FIR filter to proce	ss sensor data.				
	UNI	Γ–II		10 Hours				
CPU Components:	Memory syst	em mechanisms	, CPU Performance	, CPU power				
consumption, Safety a	and security.			· •				
Computing Platform	ns: Introduction	, Basic Computi	ng Platforms, Memor	ry Devices and				
Systems, Designing	with computing	ng platforms, P	latform-level perform	nance analysis,				
Platform-level power	management.		-	-				
Text 1:3.5, 3.6, 3.7, 3	8.8, 4.1, 4.2, 4.4,	4.5, 4.7, 4.8.						
Self-Study	1. Illustrate ar	nd present the cond	cept of CPU bus and c	onsumer				
Component:	electronics	architecture.						
_	UNI	T – III		11 Hours				
Embedded firmwar	e design and d	evelonment. Em	bedded firmware des	ign annroaches				
Embedded firmwar	development lon		ing in Embaddad C	ign approaches,				
	levelopment lang	guages, Flogramm						
Text 2:Chapter 9	1 D1							
Self-Study	1. Develop an	embedded progra	im using while loop, si	tring operations,				
Component:	arrays and j	pointers for any re	al time application.					
	UNIT – IV 10 Hours							
Real-Time Operatin	ng System (RT	OS): Operating S	System Basics, Types	of OS, Tasks,				
Process and Thread	ls, Multiproces	sing and Multit	asking, Task Sched	uling, Threads,				
Processes and Sch	eduling: Puttir	ng them altoge	ther, Task Commu	nication, Task				

Synch Text 2	ronization, Dev 2:10.1 to 10.9	vice Drivers.						
Self-S Comp	tudy ponent:	1. Describe how different scheduling different priorities, arrival times, a the performance metrics used to e	g scheme hand and burst time valuate sched	dles tasks with es and also Interpret uling schemes.				
		UNIT – V		10 Hours				
Syster Design archite Ember multip Text1	System Design Techniques and Embedded Multiprocessors: System Design Techniques: Design Methodologies, Requirement Analysis, Specifications, System analysis and architecture design, dependability, safety and security Embedded Microprocessors: Introduction, Why multiprocessors? Categories of multiprocessors, MPSOCs and shared memory multiprocessors, Text1: 7.2, 7.3, 7.4, 7.5, 7.6, 10.2, 10.3, 10.4, 10.5							
Self-S Comp	Self-Study Component:1. Analyze and present the Optical Disk as Application Example and Video Accelerator as Design example.							
Cours	se Outcomes: (On completion of this course, students a	re able to:					
COs	Course Out Course topics	comes with Action verbs for the	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL				
CO1	CO1 Apply the basic knowledge of embedded system to interpret and analyze the various functional requirements for embedded computing designs.			PO1[L2]				
CO2	CO2 Analyze different issues involved in embedded system development using real time operating systems.			PO1[L2]				
CO3	Design and d firmware desi	evelop code for different embedded gns.	L3,L4	PO4[L3] PO5[L4]				
CO4	Analyze va techniques and specified desig	rious embedded system design d incorporate the same for developing gn requirements.	L3	PO3[L3], PO5[L3]				
Text l	Book(s):							
2. M Sy 20 3. Sh	 Marilyn Wolf, "Computers as Components- Principles of Embedded Computing System Design", 4th edition, Morgan Kaufman Publications, ISBN: 978-0-12-805387-4, 2017. Shibu K V, "Introduction to Embedded Systems", TMH Education Pvt Ltd, 2nd reprint, 							
Refer	ence Book(s)•	-07-014389-4, 2010.						
5. Jan Ec 6. A an	 James K Peckol, John Weily, "Embedded Systems – A contemporary Design Tool", Edition, ISBN-13: 978-0471721802, ISBN-10: 9780471721802, 2008. Arnold S. Berger, "Embedded Systems Design: An Introduction to Processes, Tools, and Techniques", ISBN: 1578200733 CM. 							
Web a 2. htt 3. htt	and Video link tps://nptel.ac.in/ tps://www.yout	(s): /courses/106105159 ube.com/watch?v=y9RAhEfLfJs						

E-Books/Resources:

- 1. http://library.lol/main/256670AA7C128EF52498575367ABCB80
- 2. <u>https://archive.org/details/K.ShibuIntroductionToEmbeddedSystemsTmh2009/page/n21/</u> mode/2up

Course Articulation Matrix (CAM)								
СО	PO1	PO2	PO3	PO4	PO5			
#1	3							
#2	3							
#3				2	2			
#4			1		2			

Introduction and Methodology: Digital Systems and Embeddelogy. Outline to a signal digital systems and Embeddelogy. Combinational Circuits. Advection of Combinational Component: UNIT - I 8 Hours A signal digital systems and Embeddelogy. Combinational Basics: Bolan Circuits. Static Logic Static Logic Colspan="2">Static Logic Course Learning Objectives: At the end of the course the students should be able to: 1. Understand the concepts of Real world circuits, Models and Design methodology 2. Design and develop the Combinational and Sequential Logic. 5. Design and develop the Combinational and Sequential Logic. 5. Design and synthesis the data path controllers. Number Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Integrated Circuits, Logic Levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. UNIT - I 8 Hours Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. UNIT - II		Digital System design using Verilog					
SERVESTER - 1 Course Code: P22MECE13 Credits: 03 Teaching Hours/Week (L:T:P): 3: 0: 2 CIE Marks: 50 Total Number of Teaching Hours: 40 SEE Marks: 50 Course Learning Objectives: At the end of the course the students should be able to: 1. Understand the concepts of Real world circuits, Models and Design methodology 2. Design and develop the Combinational and Sequential Circuits and verify using HDL. 3. Develop the Verilog coding for many applications. 4. Analyze the synthesis of Combinational and Sequential Logic. 5. Design and synthesis the data path controllers. Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuit Elements, Models, Design Methodology. Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Sequential Datapath and Control. Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Concecked Synchronous Timing Methodology: Asynchronous Ti	[As pe	er Choice Based Cro	edit System (CBCS)	& OBE Scheme]			
Course Code: P22MECE13 Credits: 03 Teaching Hours/Week (L:T:P): 3: 0: 2 CIE Marks: 50 Total Number of Teaching Hours: 40 SEE Marks: 50 Course Learning Objectives: At the end of the course the students should be able to: 1. Understand the concepts of Real world circuits, Models and Design methodology 2. Design and develop the Combinational and Sequential Circuits and verify using HDL. 3. Develop the Verilog coding for many applications. 4. Analyze the synthesis of Combinational and Sequential Logic. 5. Design and synthesis the data path controllers. 50 Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuit Elements, Models, Design Methodology. Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Test 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. Self-Study Component: 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. B Hours Number Basics: UNIT – II 8 Hours Self-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodology: Asynchronous Timing Methodology: Asynchronous Timing Me	SEMESTER – I						
Teaching Hours/Week (L:T:P): 3:0:2 CIE Marks: 50 Total Number of Teaching Hours: 40 SEE Marks: 50 Course Learning Objectives: At the end of the course the students should be able to: 1. Understand the concepts of Real world circuits, Models and Design methodology 2. Design and develop the Combinational and Sequential Circuits and verify using HDL. 3. Develop the Verilog coding for many applications. 4. Analyze the synthesis of Combinational and Sequential Logic. 5. Design and synthesis the data path controllers. Introduction and Methodology: UNIT - I 8 Hours Introduction and Circuit Elements, Models, Design Methodology. Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Test 1: 1.1.1.2.1.4, 1.5.2.1.2.2.2.3. Self-Study 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. 8 Hours Number Basics: UNIT - II 8 Hours Number Basics: Storage elements, Counters, Sequential Datapath and Control. Sequential Basics: Storage elements, Counters, Sequential Circuits, Asynchronous Imputs, Verification of Sequential Circuits, Asynchronous Imputs, Verification of Sequential Circuits, Asynchr	Course Code:		P22MECE13	Credits:	03		
Total Number of Teaching Hours: 40 SEE Marks: 50 Course Learning Objectives: At the end of the course the students should be able to: 1. Understand the concepts of Real world circuits, Models and Design methodology 2. Design and develop the Combinational and Sequential Circuits and verify using HDL. 3. Develop the Verilog coding for many applications. 4. 4. Analyze the synthesis of Combinational and Sequential Logic. 5. Design and synthesis the data path controllers. 8. Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuits. Models, Design Methodology. 8. Bours Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. 9. Number Basics: UNIT – II 8 Hours Number Basics: UNIT – II 8 Hours Number Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodology: Asynchronous Timing Methodologies. Forgonent: 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodology: Asynchronous Timing Methodologies. Fast 1: 5.1-5.3, 6.1-6.3. 3. Interconnection and S	Teaching Hours/We	ek (L:T:P):	3:0:2	CIE Marks:	50		
Course Learning Objectives: At the end of the course the students should be able to: Understand the concepts of Real world circuits, Models and Design methodology Design and develop the Combinational and Sequential Circuits and verify using HDL. Develop the Verilog coding for many applications. Analyze the synthesis of Combinational and Sequential Logic. Design and synthesis the data path controllers. Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuit Elements, Models, Design Methodology. Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Setf-Study Component: 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Setf-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodology: Asynchronous Timing Methodologies. Setf-Study Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. Setf-Study Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Sequential Logic: With Latches, Synthesis of Sequential Logic with Latches, Synth	Total Number of Tea	aching Hours:	40	SEE Marks:	50		
2. Design and develop the Combinational and Sequential Circuits and verify using HDL. 3. Develop the Verilog coding for many applications. 4. Analyze the synthesis of Combinational and Sequential Logic. 5. Design and synthesis the data path controllers. 8 Hours Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuit Elements, Models, Design Methodology. Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Text 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. Self-Study Colspan="2">8 Hours Number Basics: Unsigned and Signed Integers, Fixed and Propagation Delay, Wire Delay, Verification of Combinational Circuits. UNIT – II 8 Hours Number Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Self-Study Colscked Synchronous Timing Methodology: Asynchronous Timing Methodology: Asynchronous Timing Methodology: Sequential Circuits, Asynchronous Timing Methodology: Asynchronous Timing Methodologies. UNIT – III 8 Hours Methodologies . UNIT – III	Course Learning Ob	jectives: At the er	nd of the course the s world circuits Mode	tudents should be	able to:		
3. Design and the Verilog coding for many applications. 4. Analyze the synthesis of Combinational and Sequential Logic. 5. Design and synthesis the data path controllers. UNIT - I 8 Hours Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuit Elements, Models, Design Methodology. Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Text 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. Self-Study Combinational Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Self-Study Component: VINIT – II Setif-Study Component: Colcoked Synchronous Timing Methodology: Asynchronous Timing Methodologies. UNIT – III Memories: Concepts, Memory Types, Error Detection and Correction. Impleme	2 Design and de	velop the Combina	tional and Sequentia	l Circuits and ver	ify using HDL		
4. Analyze the synthesis of Combinational and Sequential Logic. 5. Design and synthesis the data path controllers. Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuit Elements, Models, Design Methodology. 8 Hours Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Binary Coding, Components and Circuits. Text 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Self-Study 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Sequential Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Self-Study 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. Wemories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. Self-Study 3. Interconnection and Signal Integrity: Differential Signaling. Component: UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: In	3 Develop the V	erilog coding for n	hany applications		ing using 112 2.		
5. Design and synthesis the data path controllers. 5. Design and synthesis the data path controllers. UNIT - I 8 Hours Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuit Elements, Models, Design Methodology. Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Text 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. Self-Study 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. WIT - II 8 Hours Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Self-Study 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. UNIT - II 8 Hours Memory Types, Error Detection and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. Self-Study Component: UNIT - IV	4 Analyze the sy	inthesis of Combin	ational and Sequentia	al Logic			
Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuit Elements, Models, Design Methodology. 8 Hours Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Sumary Coding, Combinational Components and Circuits. Text 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. Self-Study 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. 8 Hours Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. 8 Hours Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Self-Study 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. Wemories: Concepts, Memory Types, Error Detection and Correction. 8 Hours Memories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. Self-Study 3. Interconnection and Signal Integrity: Differential Signaling. Component: UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Sequential Logic	5 Design and sy	nthesis the data nat	h controllers	ai Logie.			
Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuit Elements, Models, Design Methodology. Systems, Binary Coding, Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Text 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. Self-Study 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Self-Study 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. 8 Hours Memories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. 8 Hours Self-Study 3. Interconnection and Signal Integrity: Differential Signaling. Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Sequential Logic, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of	5. Design and sy		_ I		8 Hours		
Intervention and Friction ong Cricuit Elements, Models, Design Methodology. Systems, Binary Coding, Combinational Components and Circuits. Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Text 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. Self-Study 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Number Basics: UNIT – II Number Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. 2. Self-Study 2. Combonent: 2. Verification of Sequential Circuits, Asynchronous Timing Methodology: Asynchronous Timing Methodologies. Self-Study 2. Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. 3. Self-Study 3. Component: 8 Hours Synthesis of Combinational and Sequential Logic: Synthesis, Synthesis of Combinational and Sequential Logic: Synthesis of Combinational and Sequential Logic with Latches, Synthesis of Sequential Logic, Synthesis of Sequential Logic, Synthesis of Sequential Logic, Synthesis	Introduction and	Methodology: Di	 igital Systems and	Embedded Sy	vstems Binary		
Implementation and chedia Elements, Model, Design Methodology. Combinational Basics: Boolean Functions and Boolean algebra, Binary Coding, Combinational Components and Circuits. Text 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. Self-Study 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Mumber Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Self-Study 2. Clocked Synchronous Timing Methodology: Asynchronous Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies. Self-Study 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. UNIT – III 8 Hours Memories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. 3. Interconnection and Signal Integrity: Differential Signaling. Component: 0. Interconnection and Signal Integrity: Differential Signaling. Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registered Logic, Synthesis of Im	representation and Cit	cuit Flements Mo	dels Design Method	ology	stems, Dinary		
Combinational Components and Circuits. Text 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. Self-Study 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Tuntor 8 Hours Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Self-Study 2. Clocked Synchronous Timing Methodology: Asynchronous Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies. Self-Study 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. Wumber Basics: Concepts, Memory Types, Error Detection and Correction. 8 Hours Memories: Concepts, Memory Types, Error Detection and Correction. 8 Hours Self-Study 3. Interconnection and Signal Integrity: Differential Signaling. Component: UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registered Logic,	Combinational Bas	vics · Boolean Fu	unctions and Book	ean algebra R	inary Coding		
Text 1: 1.1, 1.2, 1.4, 1.5, 2.1, 2.2, 2.3. Self-Study Component: 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Self-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies. Self-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies. Memories: Concepts, Memory Types, Error Detection and Correction. 8 Hours Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. 5. Text 1: 5.1-5.3, 6.1-6.3. 3. Interconnection and Signal Integrity: Differential Signaling. Component: 0. Interconnection and Signal Integrity: Differential Signaling. Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Combinational Comp	onents and Circuits	and Door	can argeora, D	mary Counig,		
Self-Study Component: 2. Real-World Circuits: Integrated Circuits, Logic levels, Static Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. 8 Hours Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Self-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies. 8 Hours Memories: Concepts, Memory Types, Error Detection and Correction. 8 Hours Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. 8 Hours Self-Study Component: 3. Interconnection and Signal Integrity: Differential Signaling. Component: UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines. Registers, and Counters, Resets.	Text 1: 1.1, 1.2, 1.4,	1.5, 2.1, 2.2, 2.3.					
Self-Study Component: 2. Rear-wohl Chruns. Integrated Chruns, Logic levels, State Load Levels, Capacitive Load and Propagation Delay, Wire Delay, Verification of Combinational Circuits. Number Basics: UNIT – II 8 Hours Number Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. 2. Clocked Synchronous Timing Methodology: Asynchronous Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies. Self-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. Memories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. 3. Self-Study Component: 3. Interconnection and Signal Integrity: Differential Signaling. Component: 0. UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.		2 Deal World C	Virguita: Integrated C	irouita Logia lov	ala Statia Load		
Component: Develse, Capacitive Found and Tropagation Decay, Write Delay, Verification of Combinational Circuits. Verification of Combinational Circuits. 8 Hours Number Basics: Unit – II 8 Hours. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. Self-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. UNIT – III 8 Hours Memories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. 3. Self-Study Component: 3. UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic, Syn	Self-Study	2. Keal-world C	citive Load and Pr	conagation Delay	Wire Delay		
UNIT – II 8 Hours Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. 2 Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. Self-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Timing Methodologies. Wemories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Ext 1: 5.1-5.3, 6.1-6.3. Self-Study 3. Interconnection and Signal Integrity: Differential Signaling. Component: 8 Hours UNIT – III 8 Hours Self-Study 3. Interconnection and Signal Integrity: Differential Signaling. Component: 8 Hours UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters. Resets.	Component:	Verification o	of Combinational Circ	opagation Delay	, whe Delay,		
Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers. Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. Self-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies. Wemories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. Self-Study Component: 3. Interconnection and Signal Integrity: Differential Signaling. Component: UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters. Resets.		UNIT -	- II	cuito.	8 Hours		
Sequential Basics: Storage elements, Counters, Sequential Datapath and Control. Text 1: 3.1-3.4, 4.1-4.3. 2. Self-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies. VINIT – III 8 Hours Memories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. 3. Self-Study Component: 3. Interconnection and Signal Integrity: Differential Signaling. Self-Study Component: 8 Hours Self-Study Component: 8 Hours	Number Basics: Unsi	igned and Signed I	ntegers, Fixed and Fl	oating-point Nun	nbers.		
Text 1: 3.1-3.4, 4.1-4.3. Self-Study Component: 2. Clocked Synchronous Timing Methodology: Asynchronous Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies. UNIT – III 8 Hours Memories: Concepts, Memory Types, Error Detection and Correction. 8 Hours Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. 7 Text 1: 5.1-5.3, 6.1-6.3. 3. Interconnection and Signal Integrity: Differential Signaling. Self-Study Component: 3. Interconnection and Signal Integrity: Differential Signaling. Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Sequential Basics:	Storage element	s, Counters, Sequ	ential Datapath	and Control.		
Self-Study Component:2. Clocked Synchronous Timing Methodology: Asynchronous Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies.UNIT – III8 HoursMemories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards.Text 1: 5.1-5.3, 6.1-6.3.Self-Study Component:3. Interconnection and Signal Integrity: Differential Signaling.VINIT – IV8 HoursSynthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Text 1: 3.1-3.4, 4.1-4	.3.	, , , ,	1			
Component:Inputs, Verification of Sequential Circuits, Asynchronous Timing Methodologies.UNIT – III8 HoursMemories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards.Text 1: 5.1-5.3, 6.1-6.3.3. Interconnection and Signal Integrity: Differential Signaling.Self-Study Component:3. Interconnection and Signal Integrity: Differential Signaling.Synthesis of Combinational and Sequential Logic: Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis, Synthesis of Icogic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Self-Study	2. Clocked Sync	hronous Timing Met	hodology: Async	hronous		
UNIT – III8 HoursMemories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards.Text 1: 5.1-5.3, 6.1-6.3.Self-Study Component:3. Interconnection and Signal Integrity: Differential Signaling.Self-Study Component:3. Interconnection and Signal Integrity: Differential Signaling.Self-Study Component:3. Interconnection and Signal Integrity: Differential Signaling.Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Component:	Inputs, Verific Methodologie	cation of Sequential (es.	Circuits, Asynchr	onous Timing		
Memories: Concepts, Memory Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. Self-Study Component: 3. Interconnection and Signal Integrity: Differential Signaling. UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.		UNIT	– III		8 Hours		
Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards. Text 1: 5.1-5.3, 6.1-6.3. Self-Study Component: 3. Interconnection and Signal Integrity: Differential Signaling. UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Memories: Concepts,	Memory Types, E	rror Detection and C	orrection.			
Text 1: 5.1-5.3, 6.1-6.3. Self-Study Component: 3. Interconnection and Signal Integrity: Differential Signaling. UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards.						
Self-Study Component: S. Interconnection and Signar Integrity. Differential Signaring. UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Text 1: 5.1-5.3, 6.1-6	.3.	on and Signal Integrit	ty: Differential Si	analina		
Component: UNIT – IV 8 Hours Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Self-Study	5. interconnectio	n and Signal Integri	iy. Differential Si	gnanng.		
UNIT – IV8 HoursSynthesis of Combinational and Sequential Logic: Introduction to Synthesis. Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.8 Hours	Component:						
Synthesis of Combinational and Sequential Logic: Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	UNIT – IV 8 Hours						
Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Synthesis of Combin	ational and Seque	ential Logic: Introdu	action to Synthes	is, Synthesis of		
Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, Synthesis of Implicit State Machines, Registers, and Counters, Resets.	Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Sequential						
	Logic with Flip-Flops Implicit State Machine	s, Synthesis of Exp es, Registers, and (blicit State Machines Counters, Resets.	, Registered Log	ic, Synthesis of		
Text 2: 6.1-6.3, 6.5, 6.6 [excluding 6.6.4], 6.7, 6.9, 6.10.	Text 2: 6.1-6.3, 6.5. 6	5.6 [excluding 6.6.4	4], 6.7, 6.9, 6.10.				

Self-Study Component:2. Synthesis of Three State Devices and Bus Interfaces, State Encoding.						
			UNIT – V			8 Hours
Desigr	Design and Synthesis of Datapath Controllers: Partitioned Sequential Machines, Design					
Examp	ole: Binary Cou	nter, Des	ign and Synthes	sis of a RISC S	tored-Program	m Machine, Design
Examp	ole: UART.					
Text 2	: 7.1-7.4(exclu	ding 7.4.	3).			
Self-St	tudv	3. UA	RT Receiver.			
Comp	onent:					
Cours	e Outcomes: C	n comple	etion of this cou	rse, students ar	e able to:	
COs Course Outcomes with <i>Action verbs</i> for the Course topics				Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL	
CO1	Apply the known HDL for real to	wledge o time appl	of digital circuit ications.	s and Verilog	L1,L2	PO1
CO2	Analyze the counter, data	different oaths, PL	digital circuits D's etc.	like memory	L2,L3	PO2
CO3	Develop the sy	ynthesis r	nodel of digital	systems.	L4,L5	PO2
CO4	Design and EDA/CAD too	develop ols.	the digital s	ystems using	L4,L5	PO2,PO3
 Text Book(s): "Digital Design: An Embedded Systems Approach Using VERILOG", Peter J. Ashenden, Elesvier, ISBN 978-0-12-369527-7(2008), 9788131216637(2009), 2010. "Advanced Digital Design With the Verilog HDL", Michael D. Ciletti, 2nd edition, PHI ISBN: 978-0-07-338054-4 2015 						
Refere	ence Book(s):					
7. "Verilog HDL: A Guide to Digital Design and Synthesis" Samir Palnitkar 2 nd edition Pearson, ISBN: 9788177589184 (2003) 2013.						
 Web and Video link(s): 4. <u>https://nptel.ac.in/courses/106/105/106105165/#download_videos</u> Lectured by Prof. Indranil Sengupta, IIT Kharagpur. 						
E-Books/Resources:						
1. <u>http://www.staroceans.org/kernel-and-driver/Digital%20Design%20-</u> 0(201 + 0)(201 + 1)						
2 https://www.amazon.in/Advanced-Digital-Design-Verilog-HDL/dp/933258446X						
Course Articulation Matrix (CAM)						
C	Ю Р	<u>01</u>	PO2	PO3	 PO4	PO5
#	<u> </u>	3				
#	±2	~	3			
#	43		-	3		
#	4		2	2		
				· ·		

Professional Elective – I

AD	ADVANCES IN IC FABRICATION TECHNOLOGY				
[As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER – I					
Course Code:		P22MECE141	Credits:		03
Teaching Hours/We	ek (L:T:P):	3:0:0	CIE Marks:		50
Total Number of Te	aching Hours:	40	SEE Marks:		50
Our reacting r					
Self-Study Component:	3. Case study	on 45 nm CMOS nod	le Process technolo	ogy	
	UNI	Γ–II		81	Hours
Diffusion: The Nature of Diffusion, Diffusion in a Concentration Gradient, The DiffusionEquation, ImpurityBehavior: Silicon, ImpurityBehavior: GalliumArsenide, DiffusionSystems, DiffusionSystems for Silicon, SpecialProblems in SiliconDiffusion, DiffusionSystems for GalliumArsenide, Evaluation Techniques for Diffused Layers.Text 1: 4.1-4.103. Determine a criterion for differentiating a peritectic compound					
Component:	from a cong	gruent transformation	of Arsenic-Silicon	n syster	n.
	UNIT	Γ – III		81	Hours
Epitaxy: General Considerations, Molecular Beam Epitaxy, Vapor-Phase Epitaxy, VPE Processes for Silicon, VPE Processes for Gallium Arsenide, Liquid-Phase Epitaxy, LPE Systems, Heteroepitaxy, Evaluation of Epitaxial Layers. Text 1: 5.1-5.9					
Self-Study Component:	techniques.			лаху	
	UNI	$\Gamma - IV$		81	Hours
Ion Implantation: Penetration Range, Implantation Damage, Annealing, Ion Implantation Systems, Process Considerations, High-Energy Implants, High-Current Implants. Etching and Cleaning: Wet Chemical Etching Dry Physical Etching, Dry Chemical					

Etchin	ng, Reactive Ion	Etching.					
Text 1	l: 6.1-6.7, 9.1-9	.4					
Self-S Comp	Self-Study Component:3. Make a list of the films used for interconnections in the process of IC fabrication.						
		UNIT – V			8 Hours		
Litho Makir Devic Metall Text1	graphic Proo ng, Pattern Tran ce and Circuit lization, Getteri : 10.1-10.3, 11.	cesses: Photoreactive N sfer. Fabrication: Isolation, Song 1-11.6	Iaterials, Patelf-Alignme	ttern Gener nt, Local Oxi	ation and Mask- dation, Planarization,		
Self-S Comp	tudy ponent:	4. Detail study on Fully devices and their app areas.	y depleted Si plications, ac	llicon on Insu lvanced techn	lator (FDSOI) iques and problem		
Cours	se Outcomes: (On completion of this cour	rse, students	are able to:			
COs	Course Outo Course topics	comes with <i>Action vert</i>	bs for the	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL		
CO1	CO1 <i>Apply</i> the basic theory of Growth and Doping. Learn the basic theory of Crystal growth and Properties of Zone-Processed Crystals.				PO1, PO5		
CO2	CO2 <i>Analysis</i> of Diffusion in silicon and Gallium Arsenide and Evaluation Techniques for Diffused Layers, Ion Implantation and understand the concept of Etching and Cleaning				PO2		
CO3	<i>Knowledge</i> of Layers.	Epitaxy and Evaluation of	of Epitaxial	L4	PO1		
CO4	<i>Understand</i> Processes, De	the Concepts of Li vice and Circuit Fabrication	ithographic on.	L2	PO2, PO5		
Text l	Book(s):						
"VLS and So	I Fabrication ons, 2 nd edition,	Principles: Silicon and G ISBN: 978-0-471-58005-3	G <mark>allium Ars</mark> 8, 2008.	enide", Gand	hi, S. K., John Wiley		
Refer	ence Book(s):						
 "Silicon VLSI Technology: Fundamentals, Practice and Modeling", Plummer J.D., Deal, M.D. and Griffin, P.B., Pearson Education, 3rd edition, Prentice-Hall, ISBN 978-81-317-2604-4, 2000. "VLSI Technology", S.M.Sze, 2nd edition, McGraw-Hill, ISBN13: 9780070627352 ISBN10: 0070627355,2003. "ULSI Technology", C. Y. Chang & S. M. Sze (Editors), McGraw Hill, ISBN- 10: 0070630623, ISBN-13: 978-0070630628, 1996 							
Web and Video link(s):							
<u>https:/</u> IIT M	//nptel.ac.in/cou adras.	rses/117/106/117106093/	<u>#watch</u> Leo	ctured by P	rof.NanditaDasgupta,		
E-Boo	oks/Resources:						
1.	Groover M.	P. "Processing of	Integrated	Circuits"	in Fundamentals of		

	Moder	n Manufacturir	ng, 4 th Edition, 1	New Jersey, Johr	Wiley & Sons, 2	010, ch.34 pp
	800-82					
2.	Madeh	ow.com, 'Integr	atedCircuit [20	17].[Online].		
	http://v	www.madehow.	com/Volume-2/	/Integrated-Circu	<u>it.html</u> .	
3.	Mepits	.com, 'Ho	ow to	manufacture	an IC' [20	015].[Online].
	https://	www.mepits.co	m/tutorial/384/	VLSI/Steps-for-l	C- manufacturin	ıg.
4.	Berkel	ey.edu,	'The	IC M	anufacturing	Process'
	[2000]	.[Online]. <u>htt</u>	p://bwrcs.eecs.b	erkeley.edu/Clas	ses/icdesign/ee14	1_f01/Notes/c
	hapter2	<u>2.pdf</u> .				
5.	Ti.com	i, 'Semicondu	ctor Manufac	turing: How	a Chip is Ma	ade' [2017].
	[Online	e]. <u>http://v</u>	www.ti.com/cor	p/docs/manufact	uring/howchipmad	le.shtml.
6.	Availa	ble: <u>http://www</u>	.semiconductor	museum.com/Tra	ansistors/LectureH	[all/Camenzin
	<u>d/Cam</u>	enzind_Index.h	<u>tm</u>			
7.	Quora.	com, 'What i	s the most co	ommon example	e of an analog	IC?' [2016].
	[Online	e].Available: <u>htt</u>	ps://www.quora	a.com/What-is-th	e-most-common-e	<u>xample-of-</u>
	an-ana	log-integrated-c	<u>vircuit</u> .			
8.	Google	e Images, 'Ir	nage of Sigi	netics 555 IC	[2005]. [Onlin	ne].Available:
	https://	goo.gl/eyA3G7	-			
	M.eet.	com, 'Microproc	essor	Imag	ge'	[2014].
	[Online	e].Available: <u>ht</u>	<u>tp://m.eet.com/i</u>	images/eetimes/2	<u>014/03/1321611/s</u>	<u>v-0005-</u>
	<u>01.jpg</u> .					
Course Articulation Matrix (CAM)						
С	O	PO1	PO2	PO3	PO4	PO5
#	⁴ 1	2				1
#2			3			
#	43	2				1
#	#4 2				1	

ст полсе визео л	Cradit Systems (CDC	C) & ODE Cahama	1				
I Choice Dused	[As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER – I						
	P22MECE142	Credits:	03				
ek (L:T:P):	3:0:0	CIE Marks:	50				
ching Hours:	40	SEE Marks:	50				
 Course Learning Objectives: This course will enable the students to: Understand VLSI backend process i.e. physical design flow with significance of steps involved. Familiarize with the mathematical aspects of physical design and related algorithms. Apply the algorithms at different abstract levels of the flow for analysing the design. Identifying, Selecting and adopting the Floor plans, routing schemes and clock tree topologies and placement strategies. 							
UNI	T - I		8 Hours				
Layout Layers and Design Rules, Physical Design Optimizations, Algorithms and Complexity, Graph Theory Terminology, Common EDA Technology.Netlist and System Partitioning: Introduction, Terminology, Optimization Goals, Partitioning Algorithms: Kernighan-Lin (KL) Algorithm.Text 1: 1.1-1.8 and2.1-2.4.1.Self-Study Component:4. Study the Tool Command Language (TCL). 							
UNI	$\Gamma - II$		8 Hours				
Chip Planning: Introduction, Optimization goals in Floor planning, Terminology, Floor plan representations.Floor Planning Algorithms: Floor plan sizing, cluster growth, simulated annealing, Pin assignment.Power and Ground Routing: Design of Power-Ground Distribution Network, Planar Routing, Mesh Routing.Mesh Routing.Text 1:3.1-3.7.Self-Study4. Analyze the synthesis report files for Area, Power and Timing.5. Develop a code for the given Floor planning algorithm.							
UNI	T – III		8 Hours				
<td column<="" td=""></td>							
	k (L:T:P): iching Hours: jectives: This collision Jackend products th the mathemate rithms at difference electing and address placement strate UNI onic Design Autor Design Rules heory Terminolog n Partitioning is: Kernighan-Lt 1-2.4.1. 4. Study the T 5. Identify, lis and System UNI duction, Optimize rithms: Floor production, Optimize outing: Design of 4. Analyze the 5. Develop a coll uting: Design of and Routing: Inflacement, Analy ntroduction, T Routing Region nding Shortest F 1-5.6. 5. Develop a coll	SEMESTER – 1 P22MECE142 sk (L:T:P): 3:0:0 aching Hours: 40 jectives: This course will enable the SI backend process i.e. physical detth the mathematical aspects of physirithms at different abstract levels of electing and adopting the Floor pla placement strategies. UNIT – I onic Design Automation, VLSI D Design Rules, Physical Design eory Terminology, Common EDA 7 n Partitioning: Introduction, To is: Kernighan-Lin (KL) Algorithm. 1-2.4.1. 4. Study the Tool Command Lang 5. Identify, list and compare proprand System Partition. UNIT – II duction, Optimization goals in Floor rithms: Floor plan sizing, cluster outing: Design of Power-Ground Dis 4. Analyze the synthesis report file 5. Develop a code for the given Fl UNIT – III nd Routing: Introduction, Optimization goals in Floor rithms: Floor plan sizing, cluster outing: Design of Power-Ground Dis 4. Analyze the synthesis report file 5. Develop a code for the given Fl UNIT – III nd Routing: Introduction, Optimization goals in Sinu acement, Analytic placement, Simu ntroduction, Terminology and IR Routing Regions, The Global Ro </td <td>SEMESTER – 1 P22MECE142 Credits: *k (L:T:P): 3:0:0 CIE Marks: iching Hours: 40 SEE Marks: jectives: This course will enable the students to: .SI backend process i.e. physical design and relate rithms at different abstract levels of the flow for analysis iching and adopting the Floor plans, routing scheme: placement strategies. UNIT – I Donic Design Automation, VLSI Design Flow, VLSI Design Rules, Physical Design Optimizations, A eeory Terminology, Common EDA Technology. Partitioning: Introduction, Terminology, Optimis: Kernighan-Lin (KL) Algorithm. 1-2.4.1. 4. Study the Tool Command Language (TCL). 5. Identify, list and compare proprietary/open source and System Partition. UNIT – II duction, Optimization goals in Floor planning, Termino rithms: Floor plan sizing, cluster growth, simulated outing: Design of Power-Ground Distribution Network, 4. Analyze the synthesis report files for Area, Power a 5. Develop a code for the given Floor planning algorit UNIT – III nd Routing: Introduction, Optimization Objectives, G lacement, Analytic placement, Simulated annealing, Me ntroduction, Terminology and Definitions, Optim Routing Regions, The Global Routing Flow, Singl nding Shortest Paths with Dijkstra's Algorithm. 1-5.6. 5. Develop a code for given Placement and Routing alg</td>	SEMESTER – 1 P22MECE142 Credits: *k (L:T:P): 3:0:0 CIE Marks: iching Hours: 40 SEE Marks: jectives: This course will enable the students to: .SI backend process i.e. physical design and relate rithms at different abstract levels of the flow for analysis iching and adopting the Floor plans, routing scheme: placement strategies. UNIT – I Donic Design Automation, VLSI Design Flow, VLSI Design Rules, Physical Design Optimizations, A eeory Terminology, Common EDA Technology. Partitioning: Introduction, Terminology, Optimis: Kernighan-Lin (KL) Algorithm. 1-2.4.1. 4. Study the Tool Command Language (TCL). 5. Identify, list and compare proprietary/open source and System Partition. UNIT – II duction, Optimization goals in Floor planning, Termino rithms: Floor plan sizing, cluster growth, simulated outing: Design of Power-Ground Distribution Network, 4. Analyze the synthesis report files for Area, Power a 5. Develop a code for the given Floor planning algorit UNIT – III nd Routing: Introduction, Optimization Objectives, G lacement, Analytic placement, Simulated annealing, Me ntroduction, Terminology and Definitions, Optim Routing Regions, The Global Routing Flow, Singl nding Shortest Paths with Dijkstra's Algorithm. 1-5.6. 5. Develop a code for given Placement and Routing alg				

		UNIT – IV		8 Hours				
Detail Routin Specia Manha Text 1	Detailed Routing: Terminology, Horizontal and Vertical Constraint Graphs, Channel Routing Algorithms, Switchbox Routing, Over-the-Cell Routing Algorithms. Specialized Routing: Introduction to Area Routing, Net Ordering in Area Routing, Non-Manhattan Routing, Basic Concepts in Clock Networks Text 1: 6.1-6.4 and 7.1-7.4.							
Self-S Comp	Self-Study1. Place and route steps for any design using cadence innovous/encounter							
		UNIT – V		8 Hours				
Timin Driven Flow. Text1	ng Closure: In n Placement, Ti : 8.1-8.6.	troduction, Timing Analysis and Perming-Driven Routing, Physical Synthe	rformance Coresis, Performar	nstraints, Timing- ace-Driven Design				
Self-S Comp	tudy oonent:	 Clock tree synthesis steps for any innovous/encounter. Investigate the given circuits for times and the gi	design using ca ming constrain	idence				
Cours	se Outcomes: C	In completion of this course, students an	re able to:					
COs	Os Course Outcomes with Action verbs for the Course topics Program Outcome Addressed (PO #)							
CO1	D1 Apply the knowledge of graph theory in VLSIL2PO1Physical Design.[L2]							
CO2	Analyze the V place and rout	/LSI Design through partitioning, e with clock tree.	L3	PO3[L3]				
CO3	<i>Evaluate</i> the i algorithms at v	mpact of different Physical Design various abstract levels.	L4	PO1,PO4 [L4]				
CO4	<i>Discuss</i> the re constraints on	lation and impact of design Physical Design.	L5	PO3, PO5 [L5]				
Text l	Book(s):		· · · · ·					
 "VLSI Physical Design: From Graph Partitioning to Timing Closure", Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu, 1st edition, Springer, 2011 ISBN 978-90-481-9590-9 e-ISBN 978-90-481-9591-6 								
Reference Book(s):								
 "Algorithms for VLSI Design Automation", Sabih H. Gerez, ISBN: 9780471984894, 0471984892, 2000. "Handbook of Algorithms for Physical design Automation", Charles J. alpert, Dinesh p. Mehta, Sachin S. Sapatnekar. ISBN: 9780849372421, 0849372429 Algorithms for VLSI Physical Design Automation", N. A. Shervani, 1999. 3rd edition ISBN 0-7923-8393-1 								
Web a	and Video link	(s):						
1.	https://www.y	outube.com/playlist?list=PLCmoXVuS	EVHIEJi3Swd	lyJ4EICffuyqpjk				

2. https://www.youtube.com/playlist?list=PLDYvivDnqWMMNIOh511ep2sr6nmlhMIn

E-Books/Resources:

Y

- 1. https://www.ifte.de/books/eda/index.html
- 2. https://anysilicon.com/introduction-to-physical-design/

Course Articulation Matrix (CAM)					
СО	PO1	PO2	PO3	PO4	PO5
#1	3				
#2			3		
#3	3			3	
#4			3		2

	S .	VSTEM ON CHIP			
[As	per Choice Based	Credit System (CBC	CS) & OBE Scher	me]	
		SEMESTER – I			
Course Code:		P22MECE143	Credits:	03	
Teaching Hours/W	eek (L:T:P):	3:0:0	CIE Marks	s: 50	
Total Number of T	eaching Hours:	40	SEE Mark	s: 50	
 Course Learning C Compare the on chip, and Able to learn about system Equipped to Competent i memories, and 	Objectives: This consistent of the performance, advised system in package about how the synthesis in the synthesis of the performance of the package of the performance of the performance of the package of the packa	ourse will enable the vantages, and disadv e. ystem forms with the ctions. re and software prog he entire memory org n cache data, includ	e students to: cantages of system e lot of componen grammability vers ganization, scratch ing how to handle	n on board, system nt and has majority sus performance. h pads, cache e the write	
policies.					
Describe the	AMBA, NOC, C	ustomization and Co	onfigurability.	T	
	UNIT	$\Gamma - I$		8 Hours	
the System: Pr Programmability, V view, Processor: An Addressing: The ar Level Interconnection for SOC Design, Re Complexity, Produce	the System: Processors, Memories, and Interconnects Hardware and Software: Programmability, Versus Performance, Processor Architectures-Processor: A functional view, Processor: An architectural view, Memory and Addressing, SOC Memory Examples, Addressing: The architecture of Memory, Memory for SOC Operating System, System - Level Interconnection, Bus - Based Approach, Network - on - Chip Approach, An Approach for SOC Design, Requirements and Specifications, Design Iteration, System Architecture and Complexity, Product Economics and Implications for SOC Dealing with Design Complexity.				
Text 1: 1.1-1.10					
Self-Study Component:	 6. Identify the a 7. Prepare the results 	applications of SOC eport on the tools av	in today electroni ailable for the SC	ics industry.)C Design.	
	UNIT	– II		8 Hours	
 Chip Basics: Time, Area, Power, Reliability, and Configurability-Introduction, Design Trade – Offs, Cycle Time, The Pipelined Processor, Defining A Cycle, Optimum Pipeline, Performance, Die Area and Cost, Processor Area, Ideal and Practical Scaling, Power, Area – Time – Power Trade - Offs in Processor Design. Processors: Processor Selection for SOC: Overview Examples: Processor Core Selection 					
Basic Concepts in P Branches, Interrupts Elements in Instr Minimizing Pipeling VLIW)and Super	sor Selection for rocessor Architec s and Exceptions, uction Handling- e Delays, More Ro scalar, Vector P	SOC: Overview, Ex ture, Instruction Set, Basic Concepts in The Instruction I obust Processors: Ver rocessors and Vect	xamples: Process , Some Instruction Processor Micro Decoder and In ector, Very Long or Instruction F	or Core Selection, n Set Conventions, architecture, Basic terlocks, Buffers: Instruction Word (Extensions Vector	

Functional Units, VLIW Processors.

Text 1: 2.1-2.6, 3.2, 3.2.1, 3.2.3, 3.3-3.5, 3.5.1, 3.6, 3.6.1, 3.8, 3.9

Self-Study	6.	Discuss the Area Estimate of Reconfigurable Devices.
Component:	7.	Prepare the report on the recent Processor are used in Computers,

	laptop, mobiles.					
	UNIT – III	8 Hours				
Memory Design: System- on- Chip and Board - Based Systems- Introduction, SOC External Memory: Flash, SOC Internal Memory: Placement, The Size of Memory, Scratchpads and Cache Memory, Basic Notions, Cache Organization, Cache Data, Write Policies, Strategies for Line Replacement at Miss Time, Fetching A Line, Line Replacement, Cache Environment: Effects of System, Transactions and Multiprogramming, Other Types of Cache, Split I - and D - Caches and the Effect of Code Density, Multilevel Caches, Limits on Cache Array Size, Evaluating Multilevel Caches, Logical Inclusion, Virtual - to - Real Translation, SOC (On - Die) Memory Systems, Board - Based (Off - Die) Memory Systems, Simple Dram and The Memory Array, SDRAM and DDR SDRAM, Memory Buffers, Models of Simple Processor – Memory Interaction, Models of Multiple Simple Processors and Memory.						
Text 1:4.1-4.16,4.10	6.1					
Self-Study Component:	6. Compare the difference between SDRAM and DD7. Prepare the report on in today electronics industry	PR SDRAM.				
	UNIT – IV	8 Hours				
Arbitration and Prop Buses, AMBA, Corr Bus Models, Conte Model with Reque Occupancy, Effect Switch Interconnec Some NOC Switch (Dynamic Network Interface Unit, NC Networks, Static Ve Text 1:5.1-5.8,5.8.1	Interconnect: Introduction, Overview: Interconnect Architectures, Bus: Basic Architecture, Arbitration and Protocols, Bus Bridge, Physical Bus Structure, Bus Varieties, SOC Standard Buses, AMBA, Core Connect, Bus Interface Units: Bus Sockets and Bus Wrappers, Analytic Bus Models, Contention and Shared Bus, Simple Bus Model: Without Resubmission, Bus Model with Request Resubmission, Using The Bus Model: Computing the Offered Occupancy, Effect of Bus Transactions and Contention Time, Beyond the Bus: NOC with Switch Interconnects, SOC interconnect Switches, Static Networks, Dynamic Networks, Some NOC Switch Examples, Asynchronous Crossbar Interconnect for Synchronous SOC, (Dynamic Network), Blocking Versus Non blocking, Layered Architecture and Network Interface Unit, NOC Layered Architecture, Bus Versus NOC, Evaluating Interconnect Networks, Static Versus Dynamic Networks.					
Self-Study	4. Identify the usage of AMBA in real time.					
Component:	5. Discuss the tools are available for the NOC design	1.				
	UNIT – V	8 Hours				
 Customization and Configurability: Introduction, Estimating Effectiveness of Customization, Soc Customization: An Overview, Customizing Instruction Processors, Processor Customization Approaches, Architecture Description, Identifying Custom Instructions Automatically, Reconfigurable Technologies, Reconfigurable Functional Units (FUS), Reconfigurable Interconnects, Software Configurable Processors, Mapping Designs onto Reconfigurable Devices, Instance - Specific Design, Reconfiguration, Reconfiguration Overhead Analysis, Trade - Off Analysis: Reconfigurable Parallelism. Application Studies: Application Study: AES - algorithm and requirements, - 3D graphics processors image compression wideo compression MD2 and/o deceding 						

Text 1:6.1,6.2,6.3,6.4,6.5,6.6,6.7,6.9,7.3,7.3.1,7.4,7.5,7.6,7.7.1.

Self-Study	7.
Component:	8.

7. Compare the difference between AES and DES.

8. Identify the different algorithms used in video compression.

Course Outcomes: On completion of this course, students are able to:						
COs	Course Outcomes with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL			
C01	Demonstrate comprehensive knowledge of system architecture, including an overview of components such as processors, memories, and interconnects.	L2	PO1 [L2]			
CO2	Illustrate a functional and architectural view of processors, addressing memory and addressing schemes in SoC designs.	L2	PO1 [L2]			
CO3	Apply knowledge of design trade-offs concerning time, area, power, reliability, and configurability in chip design.	L3	PO1 [L2] PO2 [L3]			
CO4	Analyze the performance of interconnect architectures, including bus and NoC, and their impact on system efficiency.	L3	PO3 [L3]			
CO5	Interpret various types of memory used in SoC, both external and internal, including their placement, size, and management strategies.	L5	PO3 [L4] PO4 [L5]			

Text Book(s):

1. "Computer System Design System-On-Chip" Michael J. Flynn, Wayne Luk, A John Wiley & Sons, Inc., Publication, ISBN: 9781118009925, 2011.

Reference Book(s):

- 1. **"Reuse Methodology Manual for System-On-A-Chip"**, Michael Keating, Designs, Pierre Bricaud,2nd edition, Kluwer Academic Publishers, ISBN: 9781461550372, 2001.
- 2. **"SoC Verification-Methodology and Techniques",** Prakash Rashinkar, Peter Paterson and Leena Singh, Kluwer Academic Publishers, ISBN 8580000264227, 2001.
- 3. **"On-Chip Communication Architectures: System on Chip Interconnect",** Sudeep Pasricha and B Nikil B Dutt, Morgan Kaufmann Publishers, 978-0-12-373892-9, 2008.

E-Books/Resources:

https://books.google.co.in/books?hl=en&lr=&id=QXtyqHryAL4C&oi=fnd&pg=PR13&dq=1 .%09%E2%80%9CComputer+System+Design+System-On-

 $\label{eq:chip} \underbrace{Chip\%E2\%80\%9D+Michael+J.+Flynn,+Wayne+Luk,+A+John+Wiley+\%26+Sons,+Inc.,+P}{ublication,+ISBN:+9781118009925,+2011.&ots=nBpd_aFf2U&sig=qvYkpLr5_e0uxh4r7YP}\\ \underline{MBEWZO10\&redir_esc=y\#v=onepage\&q=1.\%09\%E2\%80\%9CComputer\%20System\%20De}\\ \underline{sign\%20System-On-}\\ \underbrace{Sign\%20System-On-}\\ \underline{Sign\%20System-On-}\\ \underbrace{Sign\%20System-On-}\\ \underline{Sign\%20System-On-}\\ \underbrace{Sign\%20System-On-}\\ \underline{Sign\%20System-On-}\\ \underbrace{Sign\%20System-On-}\\ \underline{Sign\%20System-On-}\\ \underbrace{Sign\%20System-On-}\\ \underline{Sign\%20System-On-}\\ \underline{Sign\%20System$

Chip%E2%80%9D%20Michael%20J.%20Flynn%2C%20Wayne%20Luk%2C%20A%20Joh n%20Wiley%20%26%20Sons%2C%20Inc.%2C%20Publication%2C%20ISBN%3A%20978 1118009925%2C%202011.&f=false

Course Articulation Matrix (CAM)						
СО	PO1	PO2	PO3	PO4	PO5	
#1	3					
#2	2					
#3		2				
#4			3			
#5				2		

INTERNET oF THINGS						
[As pe	er Choice Based	Credit System (C	BCS) & OBE Scheme]		
SEMESTER – I						
Course Code:	-l- (I .T.D).	P22MECE144	CIE Marlan	03		
Teaching Hours/ we	eK (L:I:P):	3:0:0	CIE Marks:	50		
Total Number of Teaching Hours: 40 SEE Marks: 50						
Course Learning Ob	jectives: This co	ourse will enable	the students to:			
• Describe the basic	s, definition and	vision of Internet	t of Things (IOT).			
• Analyse IOT in te	rms of a suggest	ed IOT conceptua	ll framework.			
• Illustrate the usag	e of messaging p	protocols between	connected devices and	d the web.		
• Apply the data-a messages and Cla	cquiring and da ssify ways of org	ta-storage functi- ganizing data.	ons for IOT/M2M d	evices data and		
• Describe cloud co as a service (XAA	omputing service AS).	models in a soft	ware architectural con	cept, everything		
• Learn the usage of Xively(Pachube/C	of cloud platform COSM) and Nim	ns for IOT applic bits.	ations and services w	ith examples of		
• Describe the uses	of actuators, dat	a communication	using serial bus protoc	cols.		
	UNI	T - I		10 Hours		
and Device Managem Text 1: 1.1-1.6, 2.1-2 Self-Study Component:	 a. a. a	Ease of Designing e importance of IG , Gadekar, A., Things (IoT): a	g and Affordability. OT in today's reality a & Gadhade, Y. (20 survey In 2019 IEE	pplications. 19, December).		
	internation	al conference (Pu	<i>neCon</i>) (pp. 1-6). IEE	E.		
	UNI	Γ–II		10 Hours		
Design Principles for Web Connectivity: Introduction, Web Communication Protocols for Connected Devices, Message Communication Protocols for Connected Devices, Web connectivity for Connected- Devices Network using Gateway, SOAP, REST, HTTP RESTful and WebSockets. Internet Connectivity Principles : Internet –Based communication, IP Addressing in IOT. Text 1: 3.1-3.4, 4.3, 4.4.						
Self-Study	8. Understand	the functionalit	ies of HTTP, HTTP	S, FTP, Telnet,		
Component:CoAP and LWM2M.9. Analyze and interpret the various Internet Communication						
	UNI	T – III	unono.	11 Hours		
Data Acquiring O	ragnizing Pro	cessing Introdu	ction Data Acquirin	g and Storage		
Organizing the Data, Data Collection, Sto Computing Paradigm	Transaction, Bus orage and Com	siness Processes, I puting Using a (ction, Storage and	Integration and Enterp Cloud Platform: Intr Computing, Everyth	g and Storage, rise Systems. oduction, Cloud ing as a Service		

and Cloud Service Models, IOT Cloud-Based Services Using the Xively, Nimbits and Other					
Platfor	rms.				
Text 1	l: 5.1, 5.2, 5.3,	5.4, 6.1-6.4.		11 11 110	
Self-S	Study 1. Analysis of the sensor devices currently available with a brief				
Comp	onent:	2 Analyzing the working of I	Padio Eraguan	av Identification	
		Z. Analyzing the working of r Technology	Caulo Flequent	cy Identification	
				10 Houng	
		UNII – IV		10 Hours	
Senso	rs, Actuators,	RFIDs: Introduction, Sensor Tec	hnology, Partic	cipatory Sensing,	
Indust	rial IOT and Au	tomotive IOT. Actuator, Sensor Data	Communication	Protocols.	
Proto	typing and De	signing the Software for IOT Applic	ations: Introdu	ction, Prototyping	
Embed	IDE Device S	offware, Devices, Programming Emb	edded Device	Arduino Platform	
USING	1DE, Reading 1	The sensors and Devices. $74.75.01.02021.022$			
	<u></u>	1 Programming Embedded Galileo	Raspherry Pi	ReagleRone and	
Self-S	tudy	mBed Device Platforms	, Raspoenty 11,	DeagleDolle allu	
Comp	onent:	2. Programming Embedded De	vice Platform	s for Internet	
		Connectivity Using the Ethernet a	nd WiFi Librari	les.	
		UNIT – V		11 Hours	
Intern	net of Things	Privacy, Security and Vulneral	oilities Solutio	ns: Introduction.	
Vulne	rabilities, Secu	rity Requirements and Threat Analysi	is, Use cases a	nd Misuse Cases,	
IOT S	Security Tomo	ography and Layered Attacker Mo	del, Identity I	Management and	
Establ	ishment, Acce	ss Control and Secure Message C	ommunication,	Security Model,	
Profile	es and Protocols	s for IOT.			
Text 1	l: 10.1-10.6				
Self-S	tudy	1. Understand and present Design (Complexity and	Designing Using	
Comp	onent:	Cloud Paas.	nant Hannaa Cu	nort Environment	
		2. Develop IOT Application for SI Monitoring and Smart Agriculture	hart nomes, Si	hart Environment	
Cours	o Outcomos. (n completion of this course, students	vra abla tar		
Cours	e Outcomes: C	in completion of this course, students a	ile able to.		
			Bloom's	Program	
COs	Course Out	comes with Action verbs for the	Taxonomy	Outcome	
	Course topics		Level	ddressed (PO #)	
CO1	Apply the			with DTI	
COI		knowledge of digital electronics		with BTL	
describe fundamental elements of IoT					
	Microcontroll describe funda	knowledge of digital electronics, er and communication principles to mental elements of IoT.	L3	with BTL PO1[L3]	
CO2	Apply the Microcontrolle describe funda Analyze desi	knowledge of digital electronics, er and communication principles to mental elements of IoT. gn principles of connected devices,	L3	with BTL PO1[L3]	
CO2	Apply the Microcontrolle describe funda Analyze desi web connect	knowledge of digital electronics, er and communication principles to umental elements of IoT. gn principles of connected devices, tivity, internet connectivity and	L3	with BTL PO1[L3]	
CO2	Apply the Microcontrolle describe funda Analyze desi web connect software for	knowledge of digital electronics, er and communication principles to mental elements of IoT. gn principles of connected devices, tivity, internet connectivity and current IoT Applications along with	L3 L2,L3	with BTL PO1[L3] PO4 [L2, L3]	
CO2	Apply the Microcontrolle describe funda Analyze desi web connect software for security and p	knowledge of digital electronics, er and communication principles to umental elements of IoT. gn principles of connected devices, tivity, internet connectivity and current IoT Applications along with rivacy vulnerabilities.	L3 L2,L3	with BTL PO1[L3] PO4 [L2, L3]	
CO2	Apply the Microcontroll describe funda Analyze desi web connec software for security and p Illustrate an	knowledge of digital electronics, er and communication principles to mental elements of IoT. gn principles of connected devices, tivity, internet connectivity and current IoT Applications along with rivacy vulnerabilities. d interpret various sensors and	L3 L2,L3	with BTL PO1[L3] PO4 [L2, L3] PO1[L3] & PO4	
CO2	Apply the Microcontroll describe funda Analyze desi web connec software for security and p Illustrate an actuators used	knowledge of digital electronics, er and communication principles to umental elements of IoT. gn principles of connected devices, tivity, internet connectivity and current IoT Applications along with rivacy vulnerabilities. d interpret various sensors and to implement IoT applications along	L3 L2,L3 L3,L4	with BTL PO1[L3] PO4 [L2, L3] PO1[L3] & PO4 [L3]	
CO2 CO3	Apply the Microcontrolle describe funda Analyze desi web connect software for security and p Illustrate and actuators used with data anal	knowledge of digital electronics, er and communication principles to mental elements of IoT. gn principles of connected devices, tivity, internet connectivity and current IoT Applications along with rivacy vulnerabilities. d interpret various sensors and to implement IoT applications along ysis for cloud platform.	L3 L2,L3 L3,L4	with BTL PO1[L3] PO4 [L2, L3] PO1[L3] & PO4 [L3]	
CO2 CO3 CO4	Apply the Microcontrolle describe funda Analyze desi web connec software for security and p Illustrate an actuators used with data anal Design and specifications	knowledge of digital electronics, er and communication principles to umental elements of IoT. gn principles of connected devices, tivity, internet connectivity and current IoT Applications along with rivacy vulnerabilities. Id interpret various sensors and to implement IoT applications along ysis for cloud platform. Develop IoT model for given using embedded software	L3 L2,L3 L3,L4 L5	with BTL PO1[L3] PO4 [L2, L3] PO1[L3] & PO4 [L3] PO5 [L5]	
CO2 CO3 CO4	Apply the Microcontrolle describe funda Analyze desi web connect software for of security and p Illustrate and actuators used with data anal Design and specifications	knowledge of digital electronics, er and communication principles to mental elements of IoT. gn principles of connected devices, tivity, internet connectivity and current IoT Applications along with rivacy vulnerabilities. d interpret various sensors and to implement IoT applications along ysis for cloud platform. Develop IoT model for given using embedded software.	L3 L2,L3 L3,L4 L5	with BTL PO1[L3] PO4 [L2, L3] PO1[L3] & PO4 [L3] PO5 [L5]	

2. Raj kamal, **"Internet of Things: Architecture and Design Principles"**, McGraw Hill, 1 st edition, 5 the Reprint ,2019, ISBN-13: 978-9352605224.

Reference Book(s):

- 1. Arshdeep Bahga, Vijay Madisetti, **"Internet of Things: A Hands on Approach"**, Orient Blackswan Private Limited New Delhi; 1st edition ,2015, ISBN-13: 978-8173719547.
- 2. HakimaChaouchi, **"The Internet of Things Connecting Objects to the Web"**, Willy Publications, 2017, ISBN-13: 978-8126566839

Web and Video link(s):

- 5. <u>https://nptel.ac.in/courses/106/105/106105166</u>
- 6. https://www.digimat.in/nptel/courses/video/106105166/L01.html
- 7. https://www.youtube.com/watch?v=xsZ9YhVy-7g

E-Books/Resources:

1. https://dokumen.pub/internet-of-things-9352605225-9789352605224.html.

Course Articulation Matrix (CAM)						
СО	PO1	PO2	PO3	PO4	PO5	
#1	3					
#2				3		
#3	2			2		
#4					1	

Professional Elective – II

	ASIC DESIGN					
[As pe	er Choice Based C	credit System (CB	CS) & OBE Scheme			
	SEMESTER – I					
Course Code:		P22MECE151	Credits:	03		
Teaching Hours/We	ek (L:T:P):	3:0:0	CIE Marks:	50		
Total Number of Teaching Hours:40SEE Marks:50						
Course Learning Ob	Course Learning Objectives: This course will enable the students to:					
 Provide the kn 	owledge of ASIC	Design Flow.				
Cover Fundam	nentals of Full cus	tom, Semi custon	n and standard cell ba	sed design.		
• Explain the lov	w-level design ent	ry.				
 Application of 	Low Level Desig	n Languages.				
• Describe the v	arious concepts of	f floor planning a	nd placement and rou	ting and		
partitioning m	ethods.					
	UNIT	' – I		8 Hours		
Introduction: Full C	Custom with ASIC	C, Semi custom	ASICS, Standard Ce	ll based ASIC,		
Gate array based ASI	C, Channeled gat	e array, Channel	less gate array, struc	tured get array,		
Programmable logic d	levice, FPGA, Des	sign flow, ASI	C cell libraries.			
Text 1: 1.1(1.1.1 to 1	.1.8), 1.2,1.5.					
Self-Study	8. Case Study,	Carry out the sur	evey on ASIC ICs wh	nich are used in		
Component:	industries.					
	UNIT – II 8 Hours					
Data Path Logic Ce	lls: Data Path Ele	ements, Adders, I	Multiplier, Arithmeti	c Operator, I/O		
cell, Cell Compilers,	ASIC Library Des	sign: Logical effo	ort, predicting delay, I	ogical area and		
logical efficiency logi	cal paths, multi st	tage cells, optimu	m delay, optimum nu	mber of stages,		
library cell design.						
Text 1: 2.6,2.6.1,2.6.2	2,2.6.4,2.6.5, 2.7,2	2.8, 3.3, 3.4.				
Self-Study	10. Other Data p	ath Operators, Li	brary Architecture, G	ate array		
Component:	Design.					
	UNIT	– III		8 Hours		
Low-Level Design E	Entry: Schematic	Entry: Hierarchie	cal design. The cell	library, Names,		
Schematic, Icons &	Symbols, Nets,	schematic entry	for ASIC'S, connec	tions, vectored		
instances and buses, E	dit in place attrib	utes, Netlist Scre	ener.			
Text 1: 9.1, 9.1.1- 9.1	.13.					
Self-Study	8. Schematic –	Entry tools and Ba	ack annotation.			
Component:						
UNIT – IV 8						
Low Level Design La	anguages: ABEL,	, CUPL, PALASN	A, PLA Tools, EDIF,	an introduction		
to CFI designs representation.						
Text 1: 9.2,9.2.1,9.2.2	2,9.2.3,9.3, 9.4,9.4	1.1,9.4.2,9.5.				
Self-Study	1. Introduction to	o Synthesis and S	imulation.			
Component:				0.77		
	UNIT	- V		8 Hours		
ASIC Construction:	Physical Design	,System Partitio	oning, Estimating AS	SIC size. Floor		
planning tools, I/O and power planning, clock planning, placement algorithms, iterative						

placem Text1:	nent improveme : 15.1, 15.3, 15.	ent, Time driven placement methods. Ph 4, 16.1.3, 16.1.5, 16.1.6, 16.2.4, 16.2.6,	nysical Design 16.2.8,16.3	n flow		
Self-Study Component:		1. Partitioning methods, Global Routing, Detail Routing, Special Routing.				
Cours	e Outcomes: C	n completion of this course, students an	e able to:			
COs	Course Outco topics	omes with <i>Action verbs</i> for the Course	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL		
CO1	Understand to full custom, so gate array-ba applications an	the various types of ASICs including emi-custom, standard cell-based, and sed ASICs, and differentiate their and design methodologies.	L1	PO1[L1],PO2[L2]		
CO2	Apply logical optimize ASI design, pred efficiency.	al effort analysis to evaluate and IC library cells for efficient circuit licting delay, area, and logical	L2	PO2[L2]		
CO3	Analyze the hierarchical representation and hierarchic	schematic entry tools to design ASIC circuits, ensuring accurate of circuit components, connectivity, al organization.	L2, L3	PO2[L2] &PO3[L3]		
CO4	Implement A languages suc EDIF formats design flows.	ASIC designs using low-level design h as ABEL and CUPL, and interpret for seamless integration into ASIC	L4	PO4[L4] &PO5[L4]		
CO5	Execute the including syst placement alg power distribution	physical design flow of ASICs, tem partitioning, floor planning, and orithms to achieve optimal chip size, ition, and performance targets.	L4	PO4[L4] &PO5[L4]		
Text E 1. "A Ed	Book(s): pplication - S ition, 2003.ISB	Specific Integrated Circuits", M.J.S N-13: 978-8177584080.	.Smith, Pea	rson Education 1 st		
1. "D Proces 013202	besign of Ana ssing" Jose E.F 36399.	alog-Digital VLSI Circuits for Te rance, Yannis T sividis, 2 nd Edition, Pre	lecommunic entice Hall, 19	ation and Signal 994. ISBN-13: 978-		
2. "A Prentic	re Hall, 1 st Editi	ion 1998 ISBN-13: 978-0130326409	ICOIMK.Haska	ard; Lan. C. May,		
Web a	nd Video link	(s):				
1. <u>htt</u>	ps://www.youti	ibe.com/watch?v=oZSv68esbgI				
2. <u>htt</u> 3. <u>htt</u>	ps://www.youtu ps://www.youtu	<u>lbe.com/watch?v=zpOioOiKYp4</u> lbe.com/watch?v=B0ctVRjOK10				
E-Boo 1. <u>htt</u> 2. <u>htt</u> <u>sm</u>	ks/Resources: ps://asicdigitald ps://pg024ec.wo ith.pdf	lesign.wordpress.com/recommended-rea ordpress.com/wp-content/uploads/2013 Course Articulation Matrix (C.	ading/ /09/01_asic-b AM)	ook-by-michael-		

P22 M.Tech Scheme of Teaching & Examination - 2022-23

СО	PO1	PO2	PO3	PO4	PO5
#1	3				
#2		2		2	
#3	3	3	2		
#4				2	2
#5				2	2

	ME	MS AND SENSO	RS								
[As per C	hoice Based	Credit System (CB)	CS) & OBE Sc	heme]							
		SEMESTER – I									
Course Code:P22MECE152Credits:03											
Teaching Hours/Week ((L:T:P):	3:0:0	CIE Marks:	50							
Total Number of Teach	ing Hours:	40	SEE Marks:	50							
	Course Le	earning Objectives	s (CLOs)								
This course will enable the	ne students to	•									
		f: and arrate mag. the	in fabrication a	and analization areas							
1. Discuss in 2. Understan	d the working	a minipain lag of gave	err radrication a	ind application areas.							
2. Understan 3. Develop n	a the working	g principles of seve	ols of MEMS dev	lovicos							
5. Develop II	d the method	and analytical mou	els of MEMIS (levices.							
4. Understan 5. Drowide th	a line method	of various applicate	is devices.	MEMS devices con							
J. Flovide di	e kilowieuge	or various applicat	ion areas when								
De useu.											
	UNIT -	- I		8 Hours							
Introduction: Why Min	iaturization,	Microsystems Ver	sus MEMS, W	hy Microfabrication,							
Smart Materials, Structu	res and Syst	ems, Integrated M	icrosystems, A	Applications of Smart							
Materials and Microsyste	ems,										
Micro Sensors, Actua	tors, Syster	ns and Smart N	Materials: An	Overview: Silicon							
Capacitive Acceleromet	er, Piezoresi	stive Pressure Sei	nsor, Conduct	ometric Gas Sensor,							
Frequencies Portable Blo	od Analyzer	Diezoelectric Inki	et Print Head	Micromirror Array for							
Video Projection Micro-	PCR Systems		et I Init Head, I	vincioninitor Array for							
Text1:1- 1.1. 1.2. 1.3. 1.4	4. 1.5. 1.6. 2-	2.1. 2.2. 2.3. 2.4. 2	.5, 2.6, 2.7, 2.8	. 2.9. 2.10. 2.11.							
Self-Learning	Summary of	f the microfabrication	on, Smart Mate	erials Systems and							
Component:	Micro senso	ors.		•							
	LINIT	т		9 Houng							
	UNIT – II 8 Hours										
Micromachining Tech	nologies: Sil	licon as a Materi	al for Micron	nachining, Thin-film							
Deposition, Lithography	, Doping the	e Silicon Water:	Diffusion and	Ion Implantation of							
Dopants, Etching, Dry Microsystems	Etching, S	Silicon Micromaci	mining, specia	anzeu Materiais for							
Text 1: 3 – 3.1, 3.2, 3.3,	3.4, 3.5, 3.6,	3.7.									
Solf Looming	Case Stud	v of Advanced	Microfabrica	tion Processes and							
Sell-Learning	Specialized	for Microsystems.									
Component:	1			[
UNIT – III 8 Hours											
Mechanics of Slender Solids in Microsystems: The Simplest Deformable Element: A											
Bar, Transversely Deformable Element: A Beam, Energy Methods for Elastic Bodies,											
Examples and Problems, Heterogeneous Layered Beams, Bimorph Effect, Residual Stresses											
and Stress Gradients, Po	Disson Effect	and the Anticlast	1c Curvature c	of Beams, Torsion of							
beams and Snear Stresse	s, Dealing Wi	In Large Displacent	Ients, In-Plane	Suresses.							
Variational Principles W	Veak Form o	f the Governing D	ifferential Fou	ation Finite Flement							
Method Numerical Exa	mples. Finite	Element Formula	tion for Time-	Dependent Problems							
Finite Element Model for Structures with Piezoelectric Sensors and Actuator.											
5.7.	:4 - 4.1, 4.2, 4.3,	4.4, 4.5, 4.6, 4.7, 4.8, 4.9, 4.10, 4.11, 5 - 5.1,	5.2, 5.3, 5.4, 5.5, 5.6,								
---	---	---	--	--	--	--	--	--	--	--	--
Self-Le	earning	Study on Integrated Microsystems and Dynar	nics and Analysis of a								
Compo	onent:	Piezoelectric Bimorph Cantilever Beam.									
		UNIT – IV	8 Hours								
Modeli	Modeling of Coupled Electromechanical Systems: Electrostatics, Coupled										
Electro	mechanics: Statio	cs, Coupled Electromechanics: Stability and	Pull-In Phenomenon,								
Couple	d Electromechani	cs: Dynamics, Squeezed Film Effects in Elect	romechanics, Electro-								
Therma Toyt 1	al-Mechanics, Cot	ipled Electromagnet-Elastic Problem.									
	.0 - 0.1, 0.2, 0.3,	Case Study on Smart Structure in Vibration (Control and Scaling in								
Self-Le	earning	Magnetic Domain	control and Searing III								
Compo	onent:										
		UNIT – V	8 Hours								
Electro	onics Circuits an	d Control for Micro and Smart Systems: Se	emiconductor Devices,								
Electro	onics Amplifiers,	Signal Conditioning Circuits, Practical Signal	conditioning Circuits								
for Mic	crosystems, Introd	uction to Control Theory, Implementation of C	ontrollers.								
Integra Microo	ation of Micro	b and Smart Systems: Integration of	Microsystems and								
Text 1	$\cdot 7 = 717273$	74 75 76 8 - 81& 8 2									
Self-Le	earning	Case Study on Smart system and Sca	ling in Biochemical								
Compo	onent:	Phenomena.									
Course	e Outcomes: On c	completion of this course, students are able to:									
CO #		Course Outcome	Program Outcome Addressed (PO #) with BTL								
CO1	with BTL Applythe technologies related to Micro Electro Mechanical PO1 [L3]										
	Applythe technology Systems.	ologies related to Micro Electro Mechanical	PO1 [L3]								
CO1	Applythe technol Systems. Analyse the mathematical mo	MEMS devices and develop suitable odels.	PO1 [L3] PO2 [L4]								
CO2 CO3	Applythe technology Systems. Analyse the mathematical model Design and Deve MEMS devices.	MEMS devices and develop suitable odels. elop the fabrication processes involved with	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5]								
CO2 CO3 CO4	Applythe technol Systems. Analyse the mathematical me Design and Deve MEMS devices. Design the MEM	MEMS devices and develop suitable odels. elop the fabrication processes involved with MS devices for various application areas.	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5] PO3 [L4]								
CO2 CO3 CO4 Text B	Applythe technology Systems. Analyse the mathematical model Design and Deve MEMS devices. Design the MEM cook(s):	MEMS devices and develop suitable odels. elop the fabrication processes involved with MS devices for various application areas.	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5] PO3 [L4]								
CO2 CO3 CO4 Text B	Applythe technol Systems. Analyse the mathematical model Design and Deve MEMS devices. Design the MEM took(s): "Micro and Small	blogies related to Micro Electro Mechanical MEMS devices and develop suitable odels. elop the fabrication processes involved with IS devices for various application areas. art Systems" byDr.A.K.Aatre, Ananth Suresh,	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5] PO3 [L4] K.J.Vinoy, S.								
CO2 CO3 CO4 Text B	Applythe technology Systems. Analyse the mathematical model Design and Deve MEMS devices. Design the MEM Sook(s): "Micro and Sma Gopalakrishna,	blogies related to Micro Electro Mechanical MEMS devices and develop suitable bdels. elop the fabrication processes involved with MS devices for various application areas. art Systems" byDr.A.K.Aatre, Ananth Suresh, K.N.Bhat., John Wiley Publications, 2002,	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5] PO3 [L4] K.J.Vinoy, S. ISBN: 1118213904,								
CO2 CO3 CO4 Text B 1.	Applythe technology Systems. Analyse the mathematical model Design and Deve MEMS devices. Design the MEM cook(s): "Micro and Sm Gopalakrishna, 97811182139022	blogies related to Micro Electro Mechanical MEMS devices and develop suitable bodels. elop the fabrication processes involved with MS devices for various application areas. art Systems" byDr.A.K.Aatre, Ananth Suresh, K.N.Bhat., John Wiley Publications, 2002,	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5] PO3 [L4] K.J.Vinoy, S. ISBN: 1118213904,								
CO2 CO3 CO4 Text B 1. Refere	Applythe technol Systems. Analyse the mathematical model Design and Devel MEMS devices. Design the MEM cook(s): "Micro and Sm Gopalakrishna, 97811182139022 mce Book(s):	blogies related to Micro Electro Mechanical MEMS devices and develop suitable bdels. elop the fabrication processes involved with IS devices for various application areas. art Systems" byDr.A.K.Aatre, Ananth Suresh, K.N.Bhat., John Wiley Publications, 2002,	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5] PO3 [L4] K.J.Vinoy, S. ISBN: 1118213904,								
CO2 CO3 CO4 Text B 1. Refere 1.	Applythe technol Systems. Analyse the mathematical model Design and Deve MEMS devices. Design the MEM ook(s): "Micro and Sm Gopalakrishna, 97811182139022 nce Book(s): "MEMS & Mic	blogies related to Micro Electro Mechanical MEMS devices and develop suitable bodels. elop the fabrication processes involved with MS devices for various application areas. art Systems" byDr.A.K.Aatre, Ananth Suresh, K.N.Bhat., John Wiley Publications, 2002, crosystems: Design and Manufacture", Ta	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5] PO3 [L4] K.J.Vinoy, S. ISBN: 1118213904, i-Ran Tsu, Tata Mc-								
CO2 CO3 CO4 Text B 1. Refere 1.	Applythe technol Systems. Analyse the mathematical model Design and Devel MEMS devices. Design the MEM cook(s): "Micro and Sm Gopalakrishna, 97811182139022 mce Book(s): "MEMS & Mic Graw-Hill.2002.8	blogies related to Micro Electro Mechanical MEMS devices and develop suitable bdels. elop the fabrication processes involved with IS devices for various application areas. art Systems" byDr.A.K.Aatre, Ananth Suresh, K.N.Bhat., John Wiley Publications, 2002, crosystems: Design and Manufacture", Ta Bth reprint, ISBN-13:978-0-07-048709-3. ISBN	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5] PO3 [L4] K.J.Vinoy, S. ISBN: 1118213904, i-Ran Tsu, Tata Mc- I-10:0-07-048709-X								
CO2 CO3 CO4 Text B 1. Refere 1. 2.	Applythe technology Systems. Analyse the mathematical model Design and Deve MEMS devices. Design the MEM fook(s): "Micro and Sm Gopalakrishna, 97811182139022 Ince Book(s): "MEMS & Mic Graw-Hill.2002.8 "RF MEMS Th	blogies related to Micro Electro Mechanical MEMS devices and develop suitable bdels. elop the fabrication processes involved with MS devices for various application areas. art Systems" byDr.A.K.Aatre, Ananth Suresh, K.N.Bhat., John Wiley Publications, 2002, crosystems: Design and Manufacture", Ta Bth reprint, ISBN-13:978-0-07-048709-3. ISBN eory, Design and Technology GABRIEL M	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5] PO3 [L4] K.J.Vinoy, S. ISBN: 1118213904, i-Ran Tsu, Tata Mc- (-10:0-07-048709-X I. REBEIZ", 2003 A								
CO2 CO3 CO4 Text B 1. Refere 1. 2.	Applythe technol Systems. Analyse the mathematical model Design and Devel MEMS devices. Design the MEM cook(s): "Micro and Sm Gopalakrishna, 978111821390222 mce Book(s): "MEMS & Mic Graw-Hill.2002.8 "RF MEMS Th John Wiley & So	MEMS devices and develop suitable odels. elop the fabrication processes involved with AS devices for various application areas. art Systems" byDr.A.K.Aatre, Ananth Suresh, K.N.Bhat., John Wiley Publications, 2002, erosystems: Design and Manufacture", Ta Sth reprint, ISBN-13:978-0-07-048709-3. ISBN eory, Design and Technology GABRIEL M ns Publication. ISBN: 978-0-471-20169-4 4.	PO1 [L3] PO2 [L4] PO3,PO4 [L4,L5] PO3 [L4] K.J.Vinoy, S. ISBN: 1118213904, i-Ran Tsu, Tata Mc- I-10:0-07-048709-X I. REBEIZ", 2003 A								

Web and Video link(s):

1. <u>https://nptel.ac.in/courses/117/105/117105082/#watch</u>Lectured by Prof.SantiramKal, IIT Kharagpur.

Course Articulation Matrix

СО	PO1	PO2	PO3	PO4	PO5
#1	3				
#2		3			
#3			3	3	
#4			2		

Application	s of Machine Lea	rning In VLSI								
[As per Choice Based Credit System (CBCS) & OBE Scheme]										
	SEMESTER – I									
Course Code:	P22MECE153	Credits:	03							
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50							
Total Number of Teaching Hours:	40	SEE Marks:	50							
Course Learning Objectives: This co	ourse will enable th	e students to:								
• Understand the fundamentals of	 Understand the fundamentals of Neural Network and Deep Learning 									
• Introduce to the concepts of N	VDIA GPU, Tenso	r Processing Unit.								
• Learn streaming graph Theory										
Learn In-Memory Computation	n.									
Familiarize Near-Memory Arc	hitecture.									
Introduce Machine learning co	ncepts in physical	verification and design.								
Understand statistical analysis	of SRAM using M	achine learning.	0.77							
U	$\frac{NIT - I}{D}$		8 Hours							
Introduction: Development History,	Development Histo	ory, Neural Network Mod	els, Neural							
Network Classification, Neural Network	ork Framework, Ne	Challen and	n.							
Deep Learning: Neural Network Lay	er, Deep Learning	Unanenges.	coording							
Faranei Arcintecture: Intel Central F	Tocessing Unit (Cr	² U), NVIDIA Graphics Pi	ocessing							
Text 1. • Chapter 1 Chapter 2 3.1.3	2									
Self-study component:	.2. Formulate MATLA	B functions for neural ne	twork							
Sen-study component. 1. 1		D functions for neural ne	8 Hours							
Parallel Architecture [.] NVIDIA Deer	Learning Acceler	ator (NVDLA) Google T	ensor							
Processing Unit (TPU). Microsoft Cat	apult Fabric Accel	erator	CHISOI							
Streaming Graph Theory: Blaize Gr	aph Streaming Pro	cessor, Graphcore Intellig	gence							
Processing Unit	1 0	, I C								
Convolution Optimization: Deep Conv	volutional Neural N	Network Accelerator								
In-Memory Computation: Neurocub	e Architecture,									
Text 1: • 3.3,3.4,3.5,4.1,4.2,5.1, 6.1										
Self-study component: 1.	Interpret Architect	ure of Qualcomm Snapdr	agon 888							
UNIT – III		8 Hou	rs							
In-Memory Computation: Neurocub	e architecture. Tet	ris Accelerator Neuro St	ream							
Accelerator	e arenneeture, ren	Tis Accelerator, Neuro St	ICalli							
Near-Memory Architecture: DaDiar	Nao Supercomput	er. Cnylutin Accelerator								
Network Sparsity: Energy Efficient In	ference Engine (El	E). Cambricon-X Acceler	ator							
3D Neural Processing: 3D Integrated	Circuit Architectu	re, Power Distribution Ne	etwork, 3D							
Network Bridge, Power-Saving Techn	niques	,	,							
	1									
Text 1: • 6.1, 6.2, 6.3 ,7.1,7.2,8.1,8.2,9	9.1,9.2,9.3,9.4									
Self-study component: 1.	Illustrate supercon	nputer architectures								
UN	NIT – IV		8 Hours							
Machine Learning in Physical Ver	ification, Mask Sy	nthesis, and Physical De	esign:							
Introduction, Machine Learning in Phy	ysical Verification,	Machine Learning in Phy	sical							
Design										
Machine Learning-Based Aging An	alysis : Introductio	n, Negative Bias Tempera	ture							
Instability, Related Prior Work, Proposed Technique, Offline Correlation Analysis and										

Prediction Model, Runtime Stress Monitoring, Results, Conclusions

Text 2:•0	Chapter 4 and Chapter 4	apter 9							
Self-study component:1. Summarize the Machine Learning									
Applications in VLSI routing.									
	UNIT – V 8 Hours								
Extreme Statistics in Memories: Cell Failure Probability: An Extreme Statistic. Extremes:									
Tails and r	naxima	-							
Fast Statis	stical Analysis Us	sing Machine Learning: Introd	luction: Logistic l	Regression-					
Based Imp	ortance Sampling	Methodology for Statistical Ar	nalysis of Memory	y Design,					
Applicatio	n to State-of-the-A	Art FinFET SRAM Design							
Text 2:•0	Chapter 10 and 11	.1,11.5							
Self-study	component:	1. Illustrate the Machine	Learning regressi	on techniques					
		and sampling algorith	ns.						
Course Ou	utcomes: On com	pletion of this course, students	are able to:	1					
COs	Course Outcom Course topics	nes with Action verbs for the	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL					
CO1	Understand the and Deep learning	concepts of Neural Network	L2	PO1 [L2]					
CO2	Understand th Architecture and	e concepts of Parallel Streaming Graph Theory	L2	PO2[L2]					
CO3	Analyze In-men memory architec	nory computation and Near-	L3	PO4[L3]					
CO4	Apply the know Physical verific aging analysis.	ledge of Machine Leaning in action, physical design and	L4	PO4[L4]					
CO5	Analyze the sta Design.	tistical analysis in Memory	L3	PO3[L3]					
Text Book	x(s):								
1. Alb	ert Chun Chen Liu	ı, Oscar Ming Kin Law , "Arti	ficial Intelligence	e Hardware					
Des	ign: Challenges a	and Solutions", IEEE Press, W	iley, ISBN: 9781	119810452					
2. Ibra	him(Abe)M.Elfad	el, DuaneS.Boning, Xin_Li, "N	Machine Learnin	g in VLSI					
Cor	nputer- Aided De	esign", Springer, ISBN 978-3-0)30-04665-1						
Reference	Book(s):								
1. Stu	art J. Russell and	Peter Norvig, "Artificial Intel	ingence : A Mode	rn Approacn",					
	eniice пай,4in Ea Idoon Soini Kusu	m Lata and G.P. Sinha "VISI	I And Hardwara						
2. Sai	nlementations Us	sing Modern Machine Learni	ng Methods" CF	PC Press 2022					
ISF	3N: 978-1-032-06	171-9 (hbk) ISBN: 978-1-032-0)6172-6 (pbk) ISI	3N: 978-1-003-					
201	103-8 (ebk) DOI:	10.1201/9781003201038	(poir) 2 0 (poir) isi						
Web and	Video link(s):								
	1. <u>https://archive</u>	e.nptel.ac.in/courses/106/105/1	<u>06105152/</u>						
	2. http://digimat	.in/nptel/courses/video/106106	139/L01.html						
E-Books/H	Resources:								
https://ww	w.oreilly.com/libr	ary/view/machine-learning-tec	hniques/97811199	<u>)10398/</u>					
https://ww	w.google.co.in/bo	oks/edition/Machine_Learning	and Artificial In	ntellig/ybyxDw					
<u>AAQBAJ</u> ?	AAQBAJ?hl=en&gbpv=1&dq=books+on+ai+and+ml&printsec=frontcover								

	Course Articulation Matrix (CAM)										
CO	PO1	PO2	PO3	PO4	PO5						
#1	2										
#2		2									
#3				2							
#4				3							
#5			3								

HARDWARE-SOFTWARE CO-DESIGN								
[As per Cho	ice Based Ci	edit System (CBCS)	& OBE Sche	me]				
Correct Coder	S.	EMESTER – I	Cara di tan		02			
Course Code:	T.D).	P22WIECE154	CIE Masslaw		U3 50			
Teaching Hours/ Week (L:	1:P):	3:0:0	CIE Marks	•	50 50			
Course Learning Objectiv	es • This cou	rse will enable the st	udents to:	•	30			
 Understand the basic 	est fins cou	on models and their s	significance.					
 Discuss the concert 	ots of partit	ioning and abstract	tion involved	in hardware	e and			
software for co-desig	gn.	0						
• Understand the requ	irements of	coordinating in anal	yzing hardwa	re and softwa	re for			
co-design.								
• Interpret co-design p	prototype req	uired for formal veri	fication and c	o-simulation.				
Summarize the inter	facing of ext	ernal hardware and s	software with	some example	es.			
Terdene Jeredienen Tilter Terrerette	UNIT –	I	i.e. of Each a	8 Hour	S The			
DOLIS System	ince of Emb	bedded Systems, Des	sign of Embe	adea Systems	, The			
Models and Representa	tions: Co-d	lesign models and	languages	CESMs: Int	nitive			
Semantics.		iosigni modelis una	lunguuges,		untive			
Text1:1.1, 1.2, 1.3, 2.1, 2.2								
Self-Study Component:	1.	Illustrate the impor	tance of Co- I	Design Issues.				
	UNIT –	II		8 Hour	S			
Models and Representatio	ns: CFSMs:	Mathematical Mode	l, CFSMs: Mo	odelling Data	Flow,			
The SHIFT Format, Speci	fication: Sy	nchronous Languag	es, Overview	of the EST	EREL			
language, Specification: C	Braphical FS	SMs, Modelling So	oftware CFSN	As, Software	Cost			
Model, Processor Character	ization Mod	el.						
Text1: 2.3 -2.11.	1 T	munt and munt Dec		1-4:				
Self-Study Component:	I. Inte	propriet and present Pro	ototyping and	emulation				
	2 Sun	niques omarize the future de	evelopments in	n emulation a	nd			
	prot	totyping architecture	specialization	techniques.	i a			
			1	8 Hour				
Constitution in a second			Constant		s Cost			
Synthesis: Partitioning an Estimation Hardware Synth	a Architect	ure Selection, Soft	ware Synthes	sis, Software	Cost			
Interface Synthesis and T	he Real-Tim	ne Onerating System	n: Interface sy	unthesis Real	-Time			
Operating System Synthesis	is. Network-	Specific Parts: Inter	rfacing Hardy	vare and Soft	tware.			
Target-Specific Parts: Creat	ting an Abst	raction, Scheduling-	Specific Parts	: Coordinatin	g sw-			
CFSMs.	•		-		-			
Text1: 3.1-3.4, 4.1-4.5.								
Self-Study Component:	1. Unc	lerstand the concepts	s of Common	Parts: Filling	the			
	Gar)S.	hadala Valid					
2. Analyze and interpret Schedule Validation								
UNIT – IV 8 Hours								
environment. Simulation a	s partitionin	g support. High-lex	el Co-simula	tion using V	HDL			
Formal Verification.	r	<i>C</i>			,			
Text1: 5.1-5.6.								
Self-Study Component:	1. Ana	alyzing the working of	of co-design c	omputational				

			moo 2 Star	lel.	Dueseut	Comment				
	2. Study and Fresent Concurrency coordinating concurrent computations.									
	UNIT – V & Hours									
Inter	facing	to External H	ardware an	<u>,</u> d Soft	ware	External Har	dware Extern	al Software		
Interf	acing to	an External R	TOS		ware.		dware, Extern	lai Soltware,		
Desig	n Exa	mples: A Das	shboard Cor	ntroller.	An A	Automotive B	Bus Controlle	er. A Shock		
Absor	rber Co	ntroller.		,	,					
Text1	l: 6.1-6	.3, 7.1-7.3.								
Self-S	Study (Component:	1. Ana	lyze an	nd inter	pret System le	evel specifica	tion.		
	-	-	2. Unc	lerstanc	and p	resent design	representation	n for system		
			leve	el synth	esis.					
Cour	se Out	comes: On com	pletion of th	is cour	se, stuc	lents are able	to:			
							Prog	gram		
COs	Cours	se Outcomes	with Action	verbs	E	Bloom's	Out	come		
005	for the	e Course topics			Taxo	nomy Level	Address	ed (PO #)		
							with	BTL		
CO1	Apply	y the basics of o	embedded sy	/stems						
	to un	derstand the	co-design n	nodels		L2	POI	[L2]		
CON	and th	eir significance	e .							
002	must	rate the partiti	oning, abstr	action		1012		- DO / [L 2]		
	softw	coordinating	liaiuwaie	anu		L2,L3	FUI[L2] ¢	k PO4 [L3]		
CO3	Analy	ite in co-design	l. Lesign pro	totype						
005	annly	ing formal ve	rification ar	id co-		13	PO4	.[1,3]		
	simul	ation.	inication ai			23	104			
CO4	Desig	n a controller f	or automotiv	ve bus,						
	shock	absorber and	l dash mot	or by		L4	PO5	[L4]		
	applyi	ing the concept	of co-design	1.						
Text	Book(s):								
1. <u>Fe</u>	eliceBa	<u>larin</u> , <u>Massimi</u>	<u>lianoChiodo</u>	, Paolo)	<u>Giusto</u> , <u>Ha</u>	arry l	Hsieh, Attila		
Ju	<u>irecska</u>	, <u>Luciano</u>		Lava	<u>igno</u> , <u>C</u>	ClaudioPasser	one, <u>Albertos</u>	Sangiovanni-		
	incente	<u>lli</u> , <u>EllenSento</u>	<u>vich</u> , <u>Kei</u> S	<u>uzuki</u> ,	Bassar	<u>nTabbara</u> , "l	Hardware-So	oftware Co-		
D	esign o	of Embedded	Systems", 'I	he PO.	LIS A _l	pproach by S	pringer Scien	ice+Business		
M	ledia, L	$\frac{1}{1}$	-1-4613-7808	8-2						
Keier	rence B	OOK(S):	wa Walf "	Uandu	ana /	Softwara Ca	Dogian Dr	nainlag and		
1. JU Pi	ractice?	" 2009 Springe	ylle woll,	пагим	are /	Software Co	- Design Fri	incipies and		
2 D	e Mich	,2009, Springe eli Mariagiova	nna Sami-G	liovann	i "Hai	rdware / Soft	ware Co. De	sign" 2002		
2. D	luwer A	Academic Publi	shers	10 v uiiii	1, 11 4			, 2002,		
Web	and Vi	deo link(s):	511015.							
1. htt	ps://yo	utu.be/Gkp753	foAgE.							
2. htt	ps://yo	utu.be/6EKpkC	60WWw.							
E-Bo	oks/Re	sources:								
1. <u>htt</u>	os://link	<u></u>	<u>book/10.100</u>	<u>7/978-</u>	<u>1-4615</u>	<u>-6127-9.</u>				
			Course Art	iculatio	on Mat	rix (CAM)				
C	0	PO1	PO2	PO)3	PO	04	PO5		
#	1	3								
#	2	2				2	2			

P22 M.Tech Scheme of Teaching & Examination – 2022-23

#3		2	
#4			1

VLSI and Embedded System Laboratory - I							
Course Code	P22MECEL16	L-T-P-H : 1-	Credits:2				
		0-2-3					
Contact	36 Hrs	CIE	50				
Period							
Exam:	3 Hrs.	SEE	50				
	Course Learning	g Objectives (CL	vOs)				
After learning all	the units of the course, the	student is able to:					
1. Under	rstand the basic knowledge	of how to use CA	DENCE Tool for VLSI				
conce	pts.						
2. Analy	ze the ASIC Design flow.						
3. Desig	n and Verify Basic/universa	l gates using veri	log code.				
4. Desig	n and Verify combinational	and sequential cit	rcuits.				
5. Desig	n and Verify a testing pro-	gram for specifie	ed conditions using multithread				
applic	cation.						
6. Desig	n a POSIX based message	queue for comm	unicating between two tasks as				
per th	e requirements specified.						
	Cours	e Content					
	A.VLSI I	Digital Design					
1. Write Ve	crilog Code for the following	g circuits and thei	r Test Bench for verification,				
An invert	er, Buffer and Transmission	gate					
Basic/Un	iversal gates						
Flip flop	-RS, D, JK, MS, T	• •, •,•					
2. Write Ve	crilog code for the following	circuits and their	Test Bench for verification				
Carry Rip	ple Adder						
Carry Loo	okAnead adder						
Carry Ski	p Adder	al Destar Flore					
Design the follow	ASIC-Digit	al Design Flow					
1 Write a V	Ving circuits	Multiplication ()	Padix 1)				
1. Write Ve	verilog code for 4/8-bit Magn	itude Comparator	Parity Generator				
2. Write Ve	prilog code for 4/8-bit I FSF	2 Universal Shift	Register				
4 6 Design	a Mealy and Moore Seque	nce Detector usin	g Verilog to detect Sequence				
	i a meany and moore beque	nee Detector usin	g vernog to detect bequence.				
	B. Embedded Progra	mming Concepts	s (RTOS)				
1. Create 'r	n' number of child threads.	Each thread prin	its the message "I'm in thread				
number '	" and sleeps for 50 ms and	then quits. The	main thread waits for complete				
execution	n of all the child threads and	then quits. Comp	pile and execute in Linux.				
2. Impleme	nt the multithread application	on satisfying the f	ollowing:				
i. Two cl	hild threads are crated with	normal priority.					
ii. Threac	1 receives and prints its pri	ority and sleeps f	or 50ms and then quits.				
111. Thread	1 2 prints the priority of the	e thread 1 and ris	ses its priority to above normal				
and ret	rieves the new priority of th	read I, prints it a	nd then quits.				
ıv. The m	ain thread waits for the child	thread to comple	ete its job and quits.				
1. Implement t	he usage of anonymous pipe	e with 512 bytes	for data sharing between parent				
and child pro	cesses using handle inherita	ance mechanism.					
2. Test the prog	gram below using multithrea	d application.					

'Child_Thread'.

- ii. The main thread sends user defined messages and the message 'WM_QUIT' randomly to the child thread.
- iii. The child thread processes the message posted by the main thread and quits when it receives the 'WM_QUIT' message.
- iv. The main thread checks the termination of the child thread and quits when the child thread complete its execution.
- v. The main thread continues sending the random messages to the child thread till the 'WM_QUIT' message is sent to child thread.
- vi. The messaging mechanism between the main thread and child thread is synchronous.
- 3. Test the program application for creating an anonymous pipe with 512 bytes of size and pass the 'Read Handle' of the pipe to a second process using memory mapped object. The first process writes a message 'Hi from Pipe Server'. The 2nd process reads the data written by the pipe server to the pipe and displays it on the console. Use event object for indicating the availability of data on the pipe and mutex objects for synchronizing the access in the pipe.
- 4. Create a POSIX based message queue for communicating between two tasks as per the requirements given below:
 - i. Use a named message queue with name 'MyQueue'.
 - ii. Create two tasks (Task1 & Task2) with stack size 4000 & priorities 99 & 100 respectively.
 - iii. Task 1 creates the specified message queue as Read Write and reads the message present, if any, from the message queue and prints it on the console.
 - iv. Task2 open the message queue and posts the message 'Hi from Task2'. Handle all possible error scenarios appropriately.

Course	Course Outcomes: On completion of this course, students are able to:						
COs	Course Outcomes with Action verbs for the Course topics	Program Outcome Addressed (PO #) with BTL					
CO1	Apply the knowledge of digital circuit for writing the Verilog model for combinational and sequential circuits and apply multithreading concepts to design and implement concurrent applications in a Linux environment	PO1(L3),PO 5(L2), PO9(L2)					
CO2	Analyze the given digital circuit and develop Verilog model for given digital circuits and also analyze the effects of thread prioritization and scheduling on application performance,	PO2(L2),PO 3(L2),PO5(L 2),PO9(L2)					
CO3	Design and simulate Complex Digital Systems, and also analyze the effects of thread prioritization and scheduling on application performance	PO3, PO5, PO8, (L5)					
CO4	Analysis of the design for power, timing and area.	PO2, PO5 (L4)					
CO5	Develop State Machines for Sequence Detection and develop robust error handling strategies for multithreaded and multiprocess applications.	PO3, PO5, PO7, (L5)					
Text B	ook(s): 'Introduction to Embedded Systems", Shibu K V. TMH Educat	ion Pvt Ltd. Second					

reprint, 2010, ISBN(13): 978-0-07-014589-4.

 "Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology: Circuit Design, and Process Technology" Luciano Lavagno, Igor L. Markov, Grant Martin, Louis K. Scheffer, CRC Press, ISBN-10: 0-8493-7924-5, ISBN-13: 978-0-8493-7924-6, 2006.

Reference Book(s):

1. "<u>Digital VLSI Design (RTL to GDS)</u>"Dr. Adam Teman , Emerging nanoscaled Integrated Circuits and Systems (EnICS) Labs Faculty of Engineering, Bar-Ilan University

E-Books/Resources:

- 1. <u>https://www.youtube.com/watch?v=RbZ3BXbd6_k&list=PLZU5hLL_713x0_AV_rV</u> <u>bay0pWmED7992G</u>
- 2. https://www.vlsisystemdesign.com/Clock-Tree-Synthesis-Video-Series.php
- 3. <u>https://www.udemy.com/course/vlsi-academy-physical-design-flow/</u>

CO	PO	PS	PS											
	1	2	3	4	5	6	7	8	9	10	11	12	01	02
#1	3				2				2				3	
#2		2	2	2	2				3					
#3			2		3			2						
#4		3			3									3
#5			2		3		2							

Course Articulation Matrix

SEMESTER II

SYSTEM VERILOG							
[As pe	r Choice Based Cro SE	CMESTER – II	CS) & OBE Scheme]				
Course Code:		P22MECE22	Credits:	04			
Teaching Hours/Week (L:T:P):4:0:2CIE Marks:							
Total Number of Tea	Total Number of Teaching Hours:52SEE Marks:50						
Total Number of Teaching Hours:52SEE Marks:50Course Learning Objectives: This course will enable the students to:• Understand the syntax and semantics of SystemVerilog.• To develop SystemVerilog code for given specifications.• To analyze and debug SystemVerilog programs.• To develop test benches for testing SystemVerilog design for specifications.• To evaluate functional coverage and follow up of the requirements.• To evaluate functional coverage and follow up of the requirements.• To systemVerilog Literal Values and Built-in Data Types: Enhanced literal value assignments, define enhancements, SystemVerilog variables, Using 2-state types in RTL models, Relaxation of type rules, Signed and unsigned modifiers, Static and automatic variables, Deterministic variable initialization, Type casting.SystemVerilog User-Defined and Enumerated Types: User-defined types, Enumerated							
Text 1: 3.1-3.9, 4.1, 4 Self-Study Component:	1. Understand th	e unique facilitio	es of SystemVerilog.				
Lab component:	 Using Enume to simulate the Develop a Sys of a tristate but 	rated type facili e operation of a stemverilog code iffer.	ty in SystemVerilog traffic control state m e to simulate and verit	develop a code achine. fy the operation			
	UNIT -	- II		10 Hours			
SystemVerilog Array array looping constru- function, Dynamic arr Text 1: 5.1, 5.2, 5.3, 5 Self-Study	ys, Structures and uct, Array queryin ays, associative arr 5.4, 5.5, 5.6, 5.7. 1. Understand to SystemVarilo	d Unions: Struc ng system func cays, sparse array the Uses of I	etures, Unions, Array etions ,The \$bits "si ys and strings. Enumerated types a	s, The for each ize of" system and strings in			
Component: SystemVerilog. Lab component: 1. Using Queue type in SystemVerilog develop a code to simulate the operation of stack/queue for given specifications. 2. Using associative array facilities in SystemVerilog simulate the operation of Virtual memory.							
	UNIT –	·III		10 Hours			
 SystemVerilog Procedural Blocks, Tasks and Functions: Verilog general purpose always procedural block, SystemVerilog specialized procedural blocks, Enhancements to tasks and functions. SystemVerilog Procedural Statements: New operators, Operand enhancements, Enhanced for loops, Bottom testing do while loop, the for each array looping construct. Text 1: 6.1, 6.2, 6.3, 7.1, 7.2, 7.3, 7.4, 7.5. 							

Self-S	tudy	1.	Understand transaction modeling and ATM in	System Verilog.				
Comp	onent:	2. Developing a System Verilog code using Enhanced block names,						
		Statement labels, Enhanced case statements, Enhanced ifelse						
		decisions.						
Lab c	omponent:	1.	Using function facilities of SystemVerilog	develop a code for				
			simulating ALU and verify its operation throu	gh test bench.				
		2.	Using task facility of SystemVerilog develop	a code to synthesize				
			given logical functionality, verify its operatio	n through test bench				
			and also comment on synthesizability with res	pect to return type.				
			UNIT – IV	11 Hours				
Basic	OOP : Introdu	ctio	n, Think of Nouns-not Verbs, Your First Class	, Where to Define a				
Class	,OOP Terminol	logy	, Creating New Objects , Object De allocation	on, Using Objects,				
Static	Variables vs. G	loba	Variables, Class Methods, Defining Methods	Outside of the Class				
,Scopi	ng Rules, Using	g Or	e Class Inside Another, Understanding Dynam	ic Objects, Copying				
Object	ts, Public vs. Lo	ocal,	Straying Off Course, Building a Test bench.					
Rando	omization: Wh	at to	Randomize, Randomization in SystemVerilog	, Constraint Details,				
Soluti	on Probabilities	s , C	ontrolling Multiple Constraint Blocks, Valid	Constraints, In-line				
Consti	raints, The pre_	rand	omize and post_randomize Functions.					
Text 2	2: 5.1-5.18, 6.2-	<u>6.9.</u>						
Self-S	tudy	1.	Understand the concept of procedural statement	its and routines.				
Comp	onent:			1 1 1 0				
Lab c	omponent:	1.	Using class data types in SystemVerilog	levelop a code for				
			control register with given specifications	and simulate its				
			operation.					
		2.	Using randomization facilities in systemver	llog develop a test				
			bench to verify the operation of a given logic of	lesign.				
			UNIT – V	10 Hours				
Threa	ids and interp	roc	ss communication: Working with Threads,	Disabling Threads,				
Interp	rocess Commu	nicat	ion, Events, Semaphores, Mailboxes, Buildin	g a Test bench with				
Thread	ds and IPC.	•						
Funct	ional Coverag	e: I	itroduction, Coverage Types, Functional C	overage Strategies,				
Simple	e Functional Co	over	age Example, Anatomy of a Cover Group,	Triggering a Cover				
Group	, Data Samplin	ıg , (cross Coverage, Coverage Options, Parameter	ized Cover Groups,				
Analy	Analyzing Coverage Data, Measuring Coverage Statistics During Simulation.							
1 ext 2			0.0.11	ition.				
1	2: 7.1-7.7, 9.1-9	.7, 9	.9-9.11	ition.				
G 18 G	2: 7.1-7.7, 9.1-9	.7, 9	.9-9.11	tion.				
Self-S	2: 7.1-7.7, 9.1-9 tudy	.7, 9	.9-9.11 Understand the concepts of Composition	tion.				
Self-S Comp	2: 7.1-7.7, 9.1-9 tudy oonent:	.7, 9	.9-9.11 Understand the concepts of Composition Alternatives.	n, Inheritance, and				
Self-S Comp	2: 7.1-7.7, 9.1-9 tudy oonent:	.7, 9	.9-9.11 Understand the concepts of Composition Alternatives.	, Inheritance, and				
Self-S Comp Lab co	2: 7.1-7.7, 9.1-9 tudy ponent: omponent:	.7, 9 1. 1.	.9-9.11 Understand the concepts of Composition Alternatives. Develop a SystemVerilog code to illustrate the	tion. , Inheritance, and e concept of threads				
Self-S Comp Lab c	2: 7.1-7.7, 9.1-9 tudy oonent: omponent:	.7, 9 1. 1.	.9-9.11 Understand the concepts of Composition Alternatives. Develop a SystemVerilog code to illustrate the and fork.	tion. , Inheritance, and e concept of threads				
Self-S Comp Lab c	2: 7.1-7.7, 9.1-9 tudy oonent: omponent:	1. 1. 2.	.9-9.11 Understand the concepts of Composition Alternatives. Develop a SystemVerilog code to illustrate th and fork. Develop a SystemVerilog code to crea	tion. I, Inheritance, and e concept of threads te semaphores for				
Self-S Comp Lab c	2: 7.1-7.7, 9.1-9 tudy oonent: omponent:	.7, 9 1. 1. 2.	.9-9.11 Understand the concepts of Composition Alternatives. Develop a SystemVerilog code to illustrate th and fork. Develop a SystemVerilog code to crea controlling the register access.	a, Inheritance, and e concept of threads te semaphores for				
Self-S Comp Lab cons	2: 7.1-7.7, 9.1-9 tudy ponent: omponent: se Outcomes: C	1. 1. 2. 0n co	.9-9.11 Understand the concepts of Composition Alternatives. Develop a SystemVerilog code to illustrate th and fork. Develop a SystemVerilog code to crea controlling the register access. mpletion of this course, students are able to:	tion. I, Inheritance, and e concept of threads te semaphores for Program				
Self-S Comp Lab co Cours	2: 7.1-7.7, 9.1-9 tudy ponent: omponent: se Outcomes: C	7, 9 1. 1. 2. 0n co	9-9.11 Understand the concepts of Composition Alternatives. Develop a SystemVerilog code to illustrate the and fork. Develop a SystemVerilog code to creat controlling the register access. mpletion of this course, students are able to: with Action verbs for the Course Bloom's	tion. a, Inheritance, and e concept of threads te semaphores for Program Outcome				
Self-S Comp Lab co Cours	2: 7.1-7.7, 9.1-9 tudy oonent: omponent: se Outcomes: C Course Outco	 7, 9 1. 1. 2. On cc 	.9-9.11 Understand the concepts of Composition Alternatives. Develop a SystemVerilog code to illustrate the and fork. Develop a SystemVerilog code to creat controlling the register access. mpletion of this course, students are able to: with Action verbs for the Course Bloom's Taxonomy	tion. a, Inheritance, and e concept of threads te semaphores for Program Outcome Addressed (PO #)				
Self-S Comp Lab co Cours COs	2: 7.1-7.7, 9.1-9 tudy ponent: omponent: se Outcomes: C Course Outco topics	1. 1. 2. 0n cc	.9-9.11 Understand the concepts of Composition Alternatives. Develop a SystemVerilog code to illustrate the and fork. Develop a SystemVerilog code to creat controlling the register access. mpletion of this course, students are able to: with Action verbs for the Course Bloom's Taxonomy Level	tion. Inheritance, and e concept of threads te semaphores for Program Outcome Addressed (PO #) with PTI				
Self-S Comp Lab co Cours COs	2: 7.1-7.7, 9.1-9 tudy ponent: omponent: se Outcomes: C Course Outco topics	1. 1. 1. 2. Dn cc Dmes	9-9.11 Understand the concepts of Composition Alternatives. Develop a SystemVerilog code to illustrate thand fork. Develop a SystemVerilog code to creat controlling the register access. mpletion of this course, students are able to: with Action verbs for the Course Bloom's Taxonomy Level	tion. a, Inheritance, and e concept of threads te semaphores for Program Outcome Addressed (PO #) with BTL PO1(L2)				

	understand the Sys	temVerilog data types	and			
	language constructs.	tern vernog auta types				
	Using class and	randomization elements	of			
CO2	SystemVerilog Deve	<i>lop</i> a test bench for g	given L3	PO3(L3)		
	design					
CO3	Develop a SystemV	erilog code for given de	esign 15	PO1(L5)		
	requirements.		L3	101(L5)		
CO4	Evaluate the function	hal coverage scope of the	test I.4	PO4(IA)		
	bench theoretically/us	ing tools.	2.			
Text H	Book(s):					
1. "S	ystemVerilog For Des	sign: A Guide to Using S	SystemVerilog for	• Hardware Design		
an	d Modeling", Stuart S	utherland Simon Davidm	ann Peter Flake, S	pinger, 2 nd edition,		
	BN-10: 0-38/-33399-1	e-ISBN-10: 0-38/-36495-	·].	-4h		
2. "S	ystemvernog for ve	rification a Guide to I	Learning the Le	SIDENCE Language		
	atures, Chills Spear S 887 76530 3 (aBook)	ynopsys, me., 2 eunion,	, ISDN 970-1-441;	7-4301-/ ISDIN 970-		
Dofor	$\frac{1000}{1000} = \frac{1000}{1000} = \frac{1000}{1000$					
1 "S	vstemVerilag for Desi	gn" Sutherland 2 nd edition	on Springer public	ations ISBN 978-0-		
38	7-36495-7. 2006	gii , Sutherland, 2 Curti	n opringer public			
2. "S	vstemVerilog Asserti	ons". Vijava Raghavan.	Springer publicat	tions. ISBN 978-1-		
46	14-7324-4, 2014.	j .,	-1 <u>0</u> 1	,		
Web a	nd Video link(s):					
1. <u>htt</u>	p://www.sunburst-desi	gn.com/papers/				
2. <u>htt</u>	ps://fpga.mit.edu/6205/	static/F23/documentation	n/1800-2017.pdf			
E-Boo	E-Books/Resources:					
1. <u>https://verificationguide.com/systemverilog/systemverilog-tutorial/</u>						
2. <u>www.ece.uah.edu/~gaede/cpe526/2012 System Verilog Language Reference Manual.pdf</u>						
Course Autionation Matuin (CANA)						
COURSE AFTICUIATION MATRIX (CAM)						
	$\frac{1}{1} \qquad \frac{1}{2}$	r02 PU	⁷⁵ PU4	rus		
+	1 <u> </u>	2				
+	<u>-</u> 					
	τ <u>σ</u> τ <u>Δ</u>		2			
ħ			5			

	CMOS MIXED MODE VLSI CIRCUITS						
[As pe	er Choice Based	Credit System (CBC	CS) & OBE Scheme]				
		SEMESTER – II					
Course Code:		P22MECE23	Credits:	04			
Teaching Hours/We	ek (L:T:P):	4:0:0	CIE Marks:	50			
Total Number of Tea	aching Hours:	40	SEE Marks:	50			
Course Learning Ob	jectives: This co	ourse will enable the	students to:	I			
• To understand	the methods and	l techniques of high	-speed IC design.				
• To analyse the	building blocks	of CMOS mixed m	ode circuits.				
• To identify an	d evaluate the to	pologies and their r	elated performance	parameters for			
CMOS mixed	mode circuits.						
• To design indi	vidual sub block	s and simple blocks	of CMOS mixed me	ode circuits.			
• To develop bl	ocks of CMOS m	nixed mode circuits	for given specification	ons.			
	UNI	T – I		8 Hours			
MOS Transistors: T	ransistor structur	e, characteristics of	MOS transistors, D	rain current in			
the strong inversion	approximation,	Drain current in	the sub threshold	region, MOS			
transistor capacitance	es, Scaling effe	cts on MOS trans	sistors, Electrical c	characteristics,			
Temperature effects, 1	Noise models.						
Physical Design of	MOS IC's: N	AOS Transistors, 1	Passive components	s, Capacitors,			
Resistors, Inductors.							
Text 1: 2.1, 2.2, 3.1,	3.2.						
Self-Study	1. Spice mode	ls for P-MOS and I	N-MOS transistors a	and plot Output			
Component:	characteristi	ics.					
	UNI	$\Gamma - II$		8 Hours			
Basic Current Refe	erence Circuits:	Current mirrors,	Simple current mi	rror, Cascode			
current mirror, Low-v	oltage active cur	rrent mirror, Curren	t and voltage referen	ices, Bandgap			
references, Low-volta	ge bandgap volta	ige reference.					
CMOS Amplifiers:	Differential amp	olifier, Linearization	n techniques for tra	insconductors,			
Single-stage amplifier	r, Folded-cascode	e amplifier.					
Text 1: 4.1, 4.2, 4.2.	1, 4.2.2, 4.2.2.1,	5.1-5.4.					
Self-Study	1. Design and	Simulate current m	irrors in CAD tool.	Understand the			
Component:	requirement	s of Op-Amps and	d their implications	on design by			
	referring dif	ferent vendors' pro	duct data sheets	I			
UNIT – III 8 Hours							
CMOS Amplifiers:	Fully differen	tial amplifier arcl	nitectures, Multi-sta	age amplifier			
structures, Amplifier	characterization.						
Non-Linear Analog Components: Comparators.							
Text 1: 5.5, 5.6, 5.6.1- 5.6.3, 5.8, 5.8.1-5.8.3, 5.8.5, 5.8.6, 6.1.							
Self-Study	1. Design and	simulate a single st	age /differential amj	plifier for given			
Component:	requirement	s across different te	chnologies, note the	limitations and			
	benefits.						
	UNIT	T – IV		8 Hours			
Switched Capacitor	Circuits: Anti-	aliasing filter, Cap	acitors, Switches, I	Programmable			
capacitor arrays, Operational amplifiers, Track-and-hold (T/H) and sample-and-hold (S/H)							

circuits, Switched-capacitor (SC) circuit principle, SC filter design, SC ladder filter based						
on the LDI transform, Effects of the amplifier finite gain and bandwidth,						
Text 1	l: 8.1-8.9, 8.11	•				
Self-S Comp	Self-Study1. To study and understand "Dynamic analog resonator-based adaptive filters". ISCAS 2000: 161-164 IEEE International Symposium on Circuits and Systems, May 28-31, 2000, Geneval					
		Switzerland.				
		UNIT – V		8 Hours		
Data	Converter Pri	nciples: Data converter characterizat	ion. Nyquist	Digital-to-Analog		
Conve	erters: Digital	-to-analog converter (DAC) archite	ctures, Volta	ge-scaling DACs,		
Config	guring a unipo	blar DAC for the bipolar conversion	on. Nyquist	Analog-to-Digital		
Conve	erters: Analog-	to-digital converter (ADC) architectur	es.			
I ext I	1: 9.2, 10.1, 10.	2, 10.3, 11.1, 11.1.1.	4: -1 - 66 A 1. : -1	. f		
Comp	oonent:	sampling second-order DeltaSig functional block.	ma modulato	r" and simulate any		
Cours	e Outcomes: C	On completion of this course, students	are able to:			
COs	Course Outo Course topics	comes with Action verbs for the	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL		
CO1	Applying the theory for und and its modes	fundamentals of semiconductor erstanding the MOS device physics	L2	PO1 [L2]		
CO2	Analyze the N voltage referent and its applied capacitors circ	OSFET based current mirrors, nce circuits, differential amplifiers l circuits along with the switched cuits	L3	PO1, PO4 [L3]		
CO3	Design MOSH amplifiers and specifications	ET based current mirrors, switched capacitor filters for given	L4	PO4[L4]		
CO4	Interpret and mechanism of digital conver	discuss the principles and working different MOSFET based analog to tors and digital to analog convertors	L3	PO1[L3]		
CO5	Develop MOSFET based circuit for given application of filtering or amplifiers or reference voltage generalizations					
Text Book(s): 1. "CMOS Analog Integrated Circuits High-Speed and Power-Efficient Design", Tertulien Ndjountche, CRC Press, ISBN: -13: 978-1-138-59972-7, 2019.						
Reference Book(s):						
1. "Design of Analog CMOS Integrated Circuits", Behzad Razavi, Tata McGraw Hill,						
1 ^{er} edition, ISBN 0-07-238032-2, 2008.						
2. "UNION Analog Ulrcuit Design", Phillip E. Allen, Douglas K.Holberg, Oxford University Press 3 rd edition ISBN: 0780100765072 2011						
CMOS Circuit Design Layout and Simulation" R. Jacob Baker Harry W. Li David						
Б. С Е	Boyce. Prenti	ce Hall of India 1 st edition ISBN	N-13: 978-078	80334168 ISBN-10		
07	80334167, 2003	5.	20. 270 070			
Web and Video link(s):						

1. <u>https://ww</u>	1. https://www.youtube.com/playlist?list=PL_uaeekrhGzIDoH9oXE_xiG2k0rpioWlN						
2. <u>https://cmd</u>	osedu.com/						
E-Books/Reso	ources:						
1. <u>https://www</u>	<u>v.amazon.in/CN</u>	MOS-Analog-In	tegrated-Circuits-I	Power-			
Efficient/dr	<u>0/0367733293</u>						
2. <u>https://www</u>	w.routledge.com	n/CMOS-Analog	g-Integrated-Circu	its-High-Speed-a	nd-Power-		
Efficient-D	esign-Second-						
Edition/Nd	jountche/p/bool	<u>k/978036773329</u>	92#:~:text=Descri	ption,%2C%20in	strumentation		
<u>%2C%20ar</u>	nd%20control%	20systems.					
3. <u>https://ioe.i</u>	itm.ac.in/projec	<u>xt/rf-analog-and-</u>	-mixed-signal-inte	grated-circuits			
	<u>C</u>	Course Articula	tion Matrix (CA	<u>M)</u>			
CO	PO1	PO2	PO3	PO4	PO5		
#1	3						
#2	#2 2 3						
#3	#3 3						
#4	2						
#5				1	1		

Professional Elective –III

	ARM	A PROCESSORS				
[As p	ber Choice Based C	redit System (CBC	S) & OBE Sche	me]		
	S	EMESTER – II				
Course Code:		P22MECE241	Credits:		03	
Teaching Hours/We	eek (L:T:P):	3:0:0	CIE Marks:		50	
Total Number of Te	eaching Hours:	40	SEE Marks:		50	
Course Learning O	bjectives: This cou	rse will enable the	students to:			
• Understand the technical overview of Cortex-M processor.						
Recognize th	e ARM processor's	overall architecture	е.			
 Implement er 	nbedded systems us	sing Cortex M3 & I	M4			
• Know what c	ontrol registers are	all about.				
Analyse the f	aults and exception	s in ARM Processo	or.			
	UNIT -	- I		8 Ho	urs	
Introduction to AH	RM Cortex-M Pro	ocessors: What are	e the ARM Cor	tex-M prod	cessors?	
Advantages of the Co	ortex-M processors					
Technical Overview	v: General informa	tion about the Cort	tex-M3 and Cort	tex-M4 pro	cessors,	
Features of the Corte	ex-M3 and Cortex-N	M4 processors				
Text1: 1.1, 1.2, 3.1,	3.2					
Self-Study	1. Applications of	of the ARM Cortex	-M processors.			
Component:	2. Resources for	using ARM proces	ssors and ARM r	nicrocontro	ollers	
	UNIT –	II		8 Ho	urs	
Introduction to th	e architecture: A	Architecture, Progra	ammer's model	, Behavior	of the	
application program	status register (APS	SR), Memory system	m, Exceptions a	nd interrupt	S	
Memory systems:	Overview of mem	ory system feature	es, Memory ma	p, Connect	ting the	
processor to memory	and peripherals, M	lemory requiremen	ts, Memory endi	ianness.		
Text1: 4.1, 4.2, 4.3,	4.4, 4.5, 6.1, 6.2, 6.	3, 6.4, 6.5				
Self-Study	1. System contro	l blocks (SCB).				
Component:	2. Bit band operation	ations.				
	UNIT -	- III		8 Ho	urs	
Exceptions and Int	errupts: Overview	of exceptions and	d Exception t	ypes, Over	view of	
interrupt manageme	nt, Definitions of	priority, Vector t	able and vecto	r table rel	ocation,	
Interrupt inputs and	pending behavior	rs, Exception sequ	ence overview,	Details of	f NVIC	
registers for interrup	t control, Details of	SCB registers for	exception and in	terrupt con	trol.	
Text1: 7.1-7.9						
Self-Study	1. Special registe	ers for exception or	interrupt maskin	ng.		
Component:	2. Procedures in	setting up interrupt	ts.			
	UNIT	– IV		8 Ho	urs	
Low Power and System Control Features: Low power designs, Low power features, Using						
WFI and WFE instructions in programming, CPU ID base register, Configuration control						
register, Auxiliary control register, Co-processor access control register						
Memory Protection	n Unit (MPU): Ov	verview of the MP	U, MPU registe	ers, Setting	up the	
MPU, Memory barri	er and MPU config	uration, Using sub-	region disable.			
Text1: 9.1, 9.2, 9.3,	9.7, 9.8, 9.9, 9.10,1	1.1, 11.2, 11.3, 11.	4, 11.5			
Self-Study	1. SysTick Time	r.				
Component:	2. Other usages of	of the MPU				

3. Comparing with the MPU in the Cortex-M0+ processor					
		$\mathbf{UNIT} - \mathbf{V}$		8 Hours	
Fault	Exceptions a	and Fault Handling: Overvie	w of fault exe	ceptions, Enabling fault	
handle	ers, Fault statu	s registers and fault address regi	sters, Analyzing	g faults, Faults related to	
except	ion handling, l	Lockup, Fault handlers.			
Introd	luction to the	Debug and Trace Features: De	bug and trace f	eatures overview, Debug	
archite	cture, Debug 1	nodes, Debug events.			
Text 1	: 12.1-12.8, 14	4.1-14.4.			
Self-S	tudy	1. Concepts of Running a sys	stem with two	stacks and Detect stack	
Comp	onent:	overflow			
		2. Debug components introduc	ction and its ope	eration.	
Cours	e Outcomes:	On completion of this course, stu	dents are able to	0:	
			Bloom's	Program	
COs	Course Outo	comes with <i>Action verbs</i> for the	Taxonomy	Outcome	
005	Course topics	8	Level	Addressed (PO #)	
				with BTL	
	Understand	the fundamentals of ARM			
CO1	Cortex-M pro	ocessors and their various	L2	PO1 [L2]	
	types.				
	Illustrate the applications of Cortex-M3				
CO2	and Cortex-N	14 processors in real-world	L2	POI [L2]	
	scenarios.				
	Implement 1	nterrupt management			
CON	techniques, s	uch as defining priorities and	L3		
003	relocating ve	ctor tables, in embedded		PO2 [L3]	
	system desig	ns using ARM Cortex-M			
	A palwza how	different memory			
CO4	Analyze now	affect system performance	L4	PO3 [L4]	
	Build simple	Embedded Applications using			
CO5	Input and out	nut devices with ARM core	L5	PO5 [1.5]	
005	and a control	ler		1 05 [L5]	
Text F					
1 Jose	ph Yiu "The I	Definitive Guide to ARM Cort	tex -M3 and (Cortex-M4 Processors"	
3^{rd} edi	tion. Newness	publications, 2016, ISBN13: 978	3-0-12-408082-	9	
Refere	ence Book(s):			,	
1 Steve Furber " ARM System –On-Chin-Architecture " 2 nd Ed Addison Wesley					
2. Andrew Sloss, Dominic Symes, Chris Wright "ARM System Developer's Guide:					
Designing and Optimizing System Software ". Elsevier Morghan Kaufmann publishers					
ISBN 1-55860-874-5					
E-Books/Resources:					
1. <u>https</u>	://www.googl	e.co.in/books/edition/The_Defini	tive_Guide_to_	ARM_Cortex_M3_an/9	
YxqA	AAAQBAJ?hl	=en&gbpv=1&dq=1.%09Joseph	+Yiu+%E2%80	0%9CThe+Definitive+G	
uide+t	o+ARM+Cort	ex-M3+and+Cortex-			
<u>M4+P</u>	rocessors%E29	%80%9D,+3rd+edition,+Newnes	ss+publications.	,+2016,+ISBN13:+978-	
0-12-4	080+82-9&pri	intsec=frontcover			

Course Articulation Matrix (CAM)							
CO	PO1	PO2	PO3	PO4	PO5		
#1	3						
#2	2						
#3		3					
#4			2				
#5					2		

EMBEDDED	SYSTEM DESIGN WI	TH FPGA				
[As per Choice Base	d Credit System (CBCS) SEMESTER – II	& OBE Scheme]				
Course Code:	P22MECE242	Credits:	03			
Teaching Hours/Week	3:0:0	CIE Marks:	50			
Total Number of Teaching	40	SEE Marks:	50			
Hours:						
Course	Learning Objectives (CI	LOs)				
After learning all the units of the cou	rse, the student is able to					
1. Provides basic knowledge of	embedded system.					
2. Explain the computer hardwa	are and software.					
3. Illustrate the concept of the S	AYEH Design and Test.					
4. Describe the concept of Field	l Programmable gate arra	ys.				
5. Explain the embedded system	n design tools and design	protyping.				
6. Describe the various concept	of design of utility hardv	vare cores.	0.77			
l	NIT – I		8 Hours			
Language, Assembly Language, High-Level Language, C Programming Language, Instruction Set Architecture, SMPL-CPU Design, CPU Specification, Single-Cycle Implementation, , SAYEH Design and Test, Details of Processor Functionality, SAYEH Datapath, SAYEH Verilog Description, SAYEH Top-Level Testbench / Assembler.						
Self-Learning Component:	Multi-Cycle Impleme	entation, SAYEH	Hardware			
Realization.						
UNIT – II 8 Hours						
Field Programmable Devices : Read Only Memory, Basic ROM Structure, NOR Implementation, Distributed Gates, Array Programmability, Memory View, ROM Variations, Programmable Logic Arrays, PAL Logic Structure, Product Term Expansion, Three-State Outputs, Registered Outputs, Complex Programmable Logic Devices, Altera's MAX 7000S CPLD, Field Programmable gate arrays, Altera's FLEX 10K DOGMA, Altera's cyclone DOGMA.						
Self-Learning Component:	Commercial Parts, Alter	ra's cyclone DOGM	<u>/</u> A.			
UI	NIT – III		8 Hours			
Tools For Design and Prototyping: Hardware Design Flow, Datapath of Serial Adder, Serial Adder Controller, HDL Simulation and Synthesis, Pre-Synthesis Simulation, Module Synthesis, Post-Synthesis Simulation, Mixed-Level Design with Quartus II, Project Specification, Block Diagram Design File, Creating and Inserting Design Components, Wiring Design Component, Design Compilation, Design Simulation, Synthesis Results, Design Prototyping, UP3 Board Specification, Text 1:6.1-6.4.						
Self-LearningComponent:DE2 Board Specification, Programming DE2 CycloneII						
וזד	NIT – IV		8 Hours			
Design of Utility Hardware Cor Debouncer, Single Stepper, Utilizit	es: Library Managemer ng UPS Basic IO, Utiliz	nt, Basic IO Devi zing DE2 Basic I	ce Handling, O, Frequency			
Dividers, Seven Segment Displays, SSD Driver, Testing DE2 SSD Driver, LCD Display						

Adapter, Writing into LCD, LCD Initialization, Display Driver with Initialization, Testing the LCD Driver (UPS), Testing the LCD Driver (DE2), Keyboard Interface Logic, Serial Data Communication, Power-On Routine, Codes and Commands, Keyboard Interface Design, VGA Interface Logic, VGA Driver Operation, Monitor Synchronization Hardware, Character Display, VGA Driver for Text Data, VGA Driver Prototyping (UPS),.

Design with Embedded Processors: Embedded Design Steps, Processor Selection, Processor Interfacing, Developing Software, Filter Design, Filter Concepts, FIR Filter Hardware Implementation, FIR Embedded Implementation, Building the FIR Filter, Design of a Microcontroller, System Platform.

Text 1: 7.1-7.7,8.1-8.3.

Self-Learning Component:	Design of	Calculating	Engine,	Building Cal	culator
	Software,	Calculator	Program	, Completing	g the
	Calculator S	System.			
UNIT – V				8 Ho	urs

Design Of An Embedded System: Designing an Embedded System, Nios II Processor, Configurability Features of Nios II, Processor Architecture, Instruction Set,Nios II Alternative Cores, Avalon Switch Fabric, Avalon Specification, Address Decoding Logic, Data-path Multiplexing, Wait-state Insertion, Pipelining, Endian Conversion, Native Address Alignment and Dynamic Bus Sizing, Arbitration for Multi-Master Systems, Burst Management, Clock Domain Crossing, Interrupt Controller, Reset Distribution, SOPC Builder Overview, Architecture of SOPC Builder Systems, Functions of SOPC Builder, IDE Integrated Development Environment, IDE Project Manager, Source Code Editor, C/C++ Compiler, Debugger , Flash Programmer, An Embedded System Design: Calculator, System Specification, Calculating Engine, Calculator IO interface.

Text1: 9.1-9.6.

Self-Learning Component:	Calculator Program, Completing the Calculator System,					
	Design	of	Calculating	Engine,	Building	Calculator
	Software) .				

Course Outcomes: On completion of this course, students are able to:					
COs	Course Outcomes with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL		
CO1	Applythe knowledge of Machine Language, Assembly Language, High Level Language.	Apply	PO1,[L2]		
CO2	Analyze the concept of SAYEH Top-Level Testbench / Assembler.	Analyze	PO2 [L3]		
CO3	Develop the FIR Filter Hardware and Embedded Implementation.	Create	PO3 [L4]		
CO4	Design and develop the Calculator, Calculating Engine and Calculator IO interface.	Create	PO3[L4]		
Text Book(s): 1. "Embedded Core Design with FPGAs", ZainalabedinNavabi, First edition, McGraw Hill, ISBN-10: 0070139784, ISBN-13: 978-0070139787, 2008.					

СО	PO1	PO2	PO3	PO4	PO5
#1	3				
#2		3			
#3			3		
#4			3		

Course Articulation Matrix

ROBOTICS AND AUTOMATION				
[As per Choice Based Credit System (CBCS) & OBE Scheme]				
	SI	EMESTER – 11	0.14	
Course Code:		P22MECE243	Credits:	03
Teaching Hours/Wee	<u>k (L:T:P):</u>	3:0:0	CIE Marks:	50
I otal Number of Teaching Hours: 40 SEE Marks: 50				
Equilibriza the	Course Learning Objectives: This course will enable the students to:			
Fammanze me Illustrata kinon	ation of robots a	and basic concept	s of muusurar robot.	
 Inderstand and analyze the trajectory planning for robot. 				
 Analyze Fuler, Lagrangian formulation of Robot dynamics 				
• Summarize the	various applicati	ons of robots in n	nodern automation in	dustry
• Summarize the		$\mathbf{I} = \mathbf{I}$		8 Hours
Introduction: Industri	ial Automation at	nd Computers Inc	Justrial Robot Robot	Population and
Application. Do Robo	ots Create More	Unemployment?	Payback Period of a	a Robot. Robot
Applications in Manuf	facturing	e		
Grippers and Tools	of Industrial R	lobot: Introduction	on, Definitions of Ir	ndustrial Robot,
Configuration and W	Vork Volume, P	recision of Mov	ement, Degrees of	Freedom, End
Effectors.				
Coordinate Transfor	mation: Introdu	ction, 2D Coordi	nate Transformation,	Description of
Object, 3D Coordinate	Transformation.			
Text 1: Chapter 2.				
Self-Study	1. Understand	the coordinate	frames and transfo	rmations using
Component:	Robot Analy	zer.	1 1	
	2. Demonstrate	the components a	and applications of in	dustrial Robot.
	UNII	- 11		8 Hours
Coordinate Transfor	mation: Inverse	Transformation,	Composite Transfor	rmation Matrix,
The Wrist.				
Kinematics: Introduct	tion, Joint Coordi	inate Space, Kine	matics and Inverse K	inematics, Link
Parameters, D-H Not	ation of Coordin	ate Frames, D-F	I Transformation M	atrix, Symbolic
Procedure, D-H Algor	ithm, Application	Examples, Jacob	lan.	
Text 1: Chapter 5.5-5.	1, Chapter 4	acont forward kin	amotion and validation	n using modern
Sell-Study Component:	1. Study and pr	esent forward kin	ematics and varidation	on using modern
Component:	2 Demonstrate	kinematics of an	industrial robot and	ale 1001).
	2. Demonstrate	irce software or s	simpler laboratory ve	rsion of robotic
	arm.	aree software of a	simpler incorners ve	
	LINIT			8 Hours
	UNI	l – III		o nours
Robot Sensors: Introd	duction, Internal	and External Sen	sors, Applications of	Robot Sensors,
Desirable Features of	Robot Sensors, I	Proximity and Ta	ctile Sensors, Range	Sensors, Force
Sensors.	- l	T	tion Toint Mation	Course d'Orden
Robot Control: Intr	roduction, Euler	-Lagrange Equa	tion, Joint Motion,	Second-Order
Systems, Lyapunov S	lio and Drawner	ov First Method,	Lyapunov Second N	vietnou, Control
Industrial Vision Com	nic and Pheumati	ic Drives, industr	iai vision System, If	ispection Using
Text 1. Chapter 5.1.5	101a. 7 61-6166-61	3		
Solf_Study	1 Study Vision	system for incre	ection of robot sensor	and state space
Component.	acustion on a	robot control		and state space

		2. Illustrate the concept of Integra	ation of assort	ed sensors (IR,	
	Potentiometer, strain gages etc.) to micro controllers.				
		UNIT – IV		8 Hours	
Robot	Programmir	and Work Cell: Introduction,	Language S	tructure, Robot	
Progra	imming Langua	ges, Robot Motion, SCORBOT-ER, S	Sensor Integrati	on, Robot Work	
Cell, I	nterference Pro	olems, Interference Problems, Further o	n Robot Work (Cell.	
Robot	Trajectory P	lanning: Introduction, Trajectory Pla	inning Termino	ologies, Steps in	
Trajec	tory Planning,	p-Degree Polynomial Trajectories, L	Inear Function	with Parabolic	
Blends	s, Issues on LF	PB Trajectories, Bang-Bang Trajectory	y, Cartesian Sp	ace Versus Joint	
Space.	.				
Text I	: chapter 7, 10				
Self-S	tudy	1. Develop a program in VAL II t	o command a	PUMA robot to	
Comp	mponent: unload a cylindrical part of 10 mm diameter from machine 1			from machine 1	
		positioned at point P1 and load the	e part on machir	e 2 positioned at	
		P2. The speed of robot motion is	s 40 in./s. How	ever, because of	
		safety precautions, the speed is re	duced to 10 in	/s while moving	
		to a machine for an unloading or lo	pading operation	1.	
		2. Demonstrate Denavit-Hartenberg	(DH) parameter	validation using	
		Robo Analyser software.		-	
		$\mathbf{UNIT} - \mathbf{V}$		8 Hours	
Robot	t Dynamics: Int	roduction, Lagrangian Design, N-Link	Robot Manipula	tor, Slender Rod	
as Rot	oot Link.				
Robot	Applications:	Robots in Industry, Robots in Har	dling, Complia	ance, Assembly,	
Injecti	on Moulding.				
Medic	al Application	ns of Robots: Classification of M	edical Robots,	Slow Growth,	
Rehab	ilitation Robot	s, Guide Robot, Guide Cane, Prost	thetic Limb, F	Prosthetic Arms,	
Exosk	eleton, Hospital	Service Robot, Clinical Robot			
Text 1	: Chapter 13, 9	.15			
Self-S	tudy	1. Illustrate the concept of Electronic	sensor based na	avigation aids.	
Comp	onent:	2. Case study on Robotics in health	ncare and prese	nt the report on	
_		future of robots in medicine.		-	
Cours	e Outcomes: O	n completion of this course, students ar	e able to:		
				Program	
CO	Course Outco	omes with Action verbs for the Course	Bloom's	Outcome	
CUs	topics		A A A	ddressed (PO #)	
			Level	with BTL	
CO1	Analyze vario	us robots, end effectors, applications,	1.2	DO2[1.2]	
	and operationa	ll workspace.	L3	PO3[L3]	
CO2	Apply spatia	l transformation to obtain forward			
	kinematics and	l inverse kinematics equation of robot	L2	PO3[L2]	
	manipulators.	•			
CO3	Analyze the o	perations of various sensors, actuators	T 4		
	and controller	for design ing Robotic applications.	L4	PU3,PU5[L4]	
CO4	Understand	the use of VAL II programming			
_	commands and	d develop a program to control robotic	L2,L3 H	PO1,PO5[L2,L3]	
	movements.			· • / J	
Text I	Book(s):		II		
1.	Ramachandran	Nagarajan,"Introduction to Industr	rial Robotics"	Pearson. 2016	
	ISBN 978-93-3	25-4480-2, e-ISBN 978-93-325-7872-2		,,,	

Reference Book(s):

- 1. S K Saha, "Introduction to Robotics", McGraw Hill, 2014 ISBN (13): 978-93-3290-280- 0, ISBN (10): 93-3290-280-1.
- 2. Michell Grover, Mitchel weiss, Roger nagel, "Industrial Robots", McGraw Hill 2012, India ,2ND edition, ISBN-13:9780070265097.
- 3. K.S. Fu, R.C. Gonzales and Lee, **"Robotics"**, McGraw Hill Intl. India, 1ST edition, 2008 ISBN-13:9780070265103.
- 4. Yoramn Koren, **"Robotics for Engineers"**, McGraw hill Intl. Book Co., New Delhi 1987, ISBN-13:9780070353992.

Web and Video link(s):

- 1. https://archive.nptel.ac.in/courses/112/105/112105249/.
- 2. http://nitttrc.edu.in/nptel/courses/video/112105249/L31.html.

E-Books/Resources:

1. <u>https://libgen.rocks/ads.php?md5=90f7c33400ed39a1c4d63e50de1c2671.</u>

	<u>Co</u>	ourse Articulat	ion Matrix (CA)	<u>M)</u>	
СО	PO1	PO2	PO3	PO4	PO5
#1			3		
#2			3		
#3			2		2
#4	1				2

ADVANCED in VLSI SYSTEM				
[As per Choice Based Credit System (CBCS) & OBE Scheme]				
	S	EMESTER – II		
Course Code:		P22MECE244	Credits:	03
Teaching Hours/Week (I	L:T:P):	3:0:0	CIE Marks:	50
Total Number of Teachin	ng Hours:	40	SEE Marks:	50
Course Learning Object	ives: This cou	arse will enable the	students to:	
• Provide the basic k	nowledge of	Advances in VLSI	Design.	
• Explain the concep	ot of MOS, C	MOS, BICMOS, M	ESFET and MODE	ET operations.
• Provide the unders	tanding of M	IS Structures and M	AOSFETS.	20
• Highlight the concept of Short Channel Effects and Challenges to CMOS.				
Provide the knowle Euclide the second	edge of Evolution	itionary advances b	eyona CMOS.	
• Explain the concep	UNIT	1110000000000000000000000000000000000	nd Steering Logic.	9 II anna
Deview of MOS Circuit	UNII	-1	ta avitahaa aamn	8 Hours
CMOS and Bi - CMOS	is. MOS and	i CMOS static pic	ns, switches, comp	anson between
MESFETS MESFET and	MODFET o	perations quantitat	tive description of N	IESFETS
Text 1: 5.2. 5.3.		perations, quantitat		
Self-Study Component:	Small S	ignal model for a M	IESFET s	
	UNIT	– II		8 Hours
MIS Structures and M	OSFETS: M	IS systems in equ	ulibrium, under biz	as small signal
operation of MESFETS and	d MOSFETS	b.		is, sinui signui
Short Channel Effects a	nd Challens	ges to CMOS: Sho	ort channel effects,	scaling theory,
processing challenges to fu	urther CMOS	miniaturization.		
Text 1: 6.1-6.4, 7.1-7.3.				
Self-Study Component:	CMOS circu	uits analysis		
	UNIT	– III		8 Hours
Beyond CMOS: Evolutio	nary advance	s beyond CMOS, c	arbon Nano tubes, o	conventional vs.
tactile computing, comp	uting, mole	cular and biologic	cal computing Mo	ole electronics-
molecular Diode and diode	e-diode logic	.Defect tolerant con	mputing,	
Text 1: 8.1-8.5.	Γ			
Self-Study Component:	Quantur	n dot cellular auton	nata	a ==
		$\frac{-1V}{1}$		8 Hours
Super Buffers, BI-CMOS	s and Steern	ng Logic: Introduc	tion, RC delay lines	s, super buffers-
An NMOS super buller, in	1 state super	outter and pad driv	ers, CMOS super bl	r logio Conorol
functional blocks - NMOS	and CMOS	aus, pass logic, des	signing of transistor	r logic, General
Text 2. Chanter 6		functional blocks.		
Self-Study Component:	CMOS	super buffer Applic	cations	
	UNIT	– V		8 Hours
Special Circuit Lavouts	and Techno	logy Manning: Inf	troduction Talley c	ircuits NAND-
NAND. NOR- NOR. and	1 AOI Logic	. NMOS. CMOS	Multiplexers. Barro	el shifter. Wire
routing and module lay ou	t.	, , , , , , , , , , , , , , , , , , , ,		,
System Design: CMOS de	esign method	s, structured design	n methods, Strategie	s encompassing
hierarchy, regularity, mo	dularity & lo	ocality, CMOS Ch	ip design Options,	Programmable
logic, Programmable inte	er connect,	programmable stru	ucture, Gate array	s standard cell
approach. Full custom Des	sign			

Text	3: 14.2, 14.3.3, 14.3.5.				
Self-	Study Component: Perform Platform Based Desig	gn.			
Cour	Course Outcomes: On completion of this course, students an Course Outcomes with <i>Action verbs</i> for the Course topics	e able to: Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL		
COI	Describe the basic operation and characteristics of CMOS, Bi-CMOS, MISFETS, MESFET and MODFET devices.	L2	PO1 [L2]		
CO2	Analyze the short channel effects and challenges in CMOS devices.	L4	PO1,PO4 [L4]		
CO3	Discuss about the advancement in the CMOS device technology.	L2	PO1 [L2]		
CO4	Analyze the working of Super Buffers, Bi-CMOS and Steering Logic circuits.	L4	PO1 [L4]		
CO5	Design and Analyze the different concepts of special circuit layouts and system design along with design constraints.	L4,L6	PO1 [L4,L6]		
2	 Kevin F Brrnnan "Introduction to SemiConductor Device", Cambridge publications, ISBN 10: 0-521-15361-1, ISBN 13:978-0-521-153614. Eugene D Fabricius "Introduction to VLSI Design", McGraw-Hill International publications, ISBN 10: 0070199485, ISBN 13:978-0070199484. Neil H. E. Weste, David Money Harris, "CMOS VLSI Design: a Circuits and Systems Perspective", Pearson, 4thedition, ISBN 10: 0-321-54774-8, ISBN 13:978-0- 				
Refe 1 2 Web 1. 2. Mathematical 3.	 rence Book(s): Wayne Wolf, "Modern VLSI Design" Pearson Educa 8178086530, ISBN 13:978-8178086538. Jan M Rabey, Anantha Chandrakasan, Borivoje Nikol Circuits-A Design Perspectivel", PHI, 2nd Edition, IS 13:978-9332573925. and Video link(s): ttps://youtu.be/VAStNe9s1s8?si=htdm9wWyvHbLIWY ttps://youtu.be/XGzs8gID7SY?si=sURUTpqk9WsgdGtl ttps://youtu.be/K0CAvBnSAI4?si=zmsgRbHX-jWIPMH 	tion, 3 th Editic lic, —"Digita BN 10: 9385 X <u>X</u> <u>4a</u>	on,ISBN 10: 1 Integrated 152343, ISBN		
$ \begin{array}{c} E-Bc \\ 1. \underline{h} \\ \underline{f} \\ 2. \underline{h} \\ \underline{0} \end{array} $	ooks/Resources: ttps://assets.cambridge.org/97805218/31505/frontmatter ttps://dokumen.pub/cmos-vlsi-design-a-circuits-and-syst 321547748-9780321547743.html	/9780521831 ems-perspect	505_frontmatter.pd		

	<u>C</u> (ourse Articulat	ion Matrix (CAI	<u>(N</u>	
CO	PO1	PO2	PO3	PO4	PO5
#1	2				
#2	2			2	
#3	2				
#4	2				
#5					

Professional Elective –IV

		WER VLSI DESIGN			
[As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER – II					
Course Coder		DOOMECEO51	Credita	02	
Tooching Hours/W/	olz (I.T.D).	722WIECE251	CIE Morks	. 50	
Total Number of Te	ek (L.1.1). Saching Hours:	40	SEE Marks	· 50	
Course Learning O	hiectives. At the end	l of the course will en	able the stude	nts to:	
• Understand th	be types of power dis	sination in CMOS de	vices		
 Discuss different techniques of power analysis and digital cell library 					
 Discuss the contract of the contr	oncepts of I ow now	er Clock Distribution	tar een norar y	•	
 Discuss the etc. Design low point 	ower arithmetic circ	uits and systems			
 Design low p Understand th 	ower arthitecture and p	erformance managem	ant of the evet	am	
	<u>I arcintecture and p</u>		ent of the syst	8 Hours	
Introduction Need	for Low Power V	ISI Ching Charging	and Discharg	ing Canacitance	
Short-circuit Current	in CMOS Circuit	CMOS Leakage Cur	rent. Basic P	rinciples of Low	
Power Design, Low I	Power Figure of Me	its.	Tont, Duble T		
Simulation Power A	Analysis: SPICE Ci	rcuit Simulation. Dis	crete Transist	or Modeling and	
Analysis. Gate-level	Logic Simulation. A	rchitecture-level Anal	lvsis.		
Text 1: 1.1-1.4, 1.6,	1.7, 2.1-2.4.		5		
Self-Study	1. Understand the	influence of Static Cu	arrent in powe	er analysis.	
Component:	2. Understand ho	w the Data Correlation	ion Analysis	is done in DSP	
-	Systems				
	UNIT –	II		8 Hours	
Probabilistic Powe	r Analysis: Rand	om Logic Signals,	Probability	and Frequency,	
Probabilistic Power A	Analysis Techniques				
Circuit: Transistor a	and Gate Sizing, Ec	quivalent Pin Orderin	g, Network F	Restructuring and	
Reorganization, Adju	stable Device Thres	hold Voltage.			
Text 1:3.1-3.3, 4.1-4	.3, 4.6.				
Self-Study	1. Discuss the cor	ncept of Signal Entrop	У		
Component:	2. Discuss the cor	cept of Low Power D	igital Cell Lit	orary.	
	UNIT –	· III		8 Hours	
Low Power Circuit	Techniques: Intro	duction, Power Consu	umption in Ci	rcuits, Flip-flops	
and Latches, Logic.					
Power Clock Distr	ibution: Power Di	ssipation in Clock D	istribution, S	ingle Driver vs.	
Distributed Buffers,	Buffer and Device	e Sizing under Proce	ss Variations	, Zero Skew vs.	
Tolerable Skew.					
Text 2: 3.1- 3.4, 5.1-	5.4.				
Self-Study	1. Understand the	concept of High Capa	acitance Node	S.	
Component:	2. Explain how th	e Chip and Package C	co-Design of C	Clock Network is	
	done.	TT 7		0.11	
Low Demon A 141	UNIT -			8 Hours	
Low Power Arith	metic Component	is: Introduction, Ci	rcuit Design	Style, Adders,	
Low Dowor Momor	v Docion. Introduct	on Sources and Dady	etions of Dov	var Dissinction in	
Memory Subayatam	Sources of Dowor D	issination in SDAM	ICTIONS OF POW		
wiemory Subsystelli,	Sources of I Ower D	issipation in SKAW.			

Text 2	Text 2: 7.1- 7.4, 8.1 - 8.3.				
Self-S	tudy	1. Understand the concept of divi	sion in low powe	er arithmetic	
Comp	oonent:	components.			
		2. Compare the features of Low H	Power SRAM and	d DRAM Circuits.	
		$\mathbf{UNIT} - \mathbf{V}$		8 Hours	
Archi	Architecture and System: Power and Performance Management, Switching Activity				
Reduction, Parallel Architecture with Voltage Reduction, Operator Reduction.					
Adva	nced Technic	ques: Adiabatic Computation,	Pass Transistor	Logic Synthesis,	
Async	hronous Syster	n Basics.			
Text 1	<u>l: 7.1-7.4.1, 8.1</u>	-8.3.1.			
Self-S Comp	Self-Study1. Understand the concept of Loop Unrolling.Component:2. Understand the concept of Prospects of Asynchronous Computation.				
Cours	se Outcomes: (On completion of this course, studer	its are able to:		
COs	Course Oute Course topics	comes with Action verbs for the	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL	
CO1	Analyze the circuit conce circuits.	basic knowledge of fundamental pt and need of low power VLSI	L4	PO2	
CO2	Estimate and VLSI circuits	illustrate the power dissipation in	L3	PO3	
CO3	Understand different tech	the probabilistic power using nique.	L2	PO1	
CO4	Apply basic u techniques f memory desig	onderstanding different low power for combinational circuits and gn.	L3	PO3	
Text l	Book(s):				
1.	"Practical Low ISBN – 13: 97	v Power VLSI Design", Gary K, 8-0792380092, 2008,	Yeap, Kluwer A	cademic Publishers,	
2.	"Low Power I ISBN – 978-1-	Design Methodologies" Rabaey, Pe -4613-5975-3, 2009.	dram, Kluwer A	cademic Publishers,	
Refer	ence Book(s):		a 	7 11 D	
1. "I	Low Power Lo	w voltage vLSI Subsystem" Kiat	Seng Yeo and k	Lausik Roy, Tata Mc	
	am Hill. ISBN	-9/800/143/868, 2005.	Condinia D. Dian	at C and Cautia C	
2. L K1	uwer Academi	c Publishers ISBN -978140207234	5 2002	let C and Goutis C,	
Web 9	and Video link	(s):	5, 2002.		
1. htt	tps://www.vout	ube com/watch ⁹ v=TFOO1IAll2Y			
2. htt	tps://www.yout	ube.com/watch?v=aRXd1M6bo2w			
3. htt	tps://www.yout	ube.com/watch?v=XoHkE4xgaFA.			
E-Boo	oks/Resources:	<u></u>			
1. <u>ht</u>	tps://archive.org	g/details/lowvoltagelowpow0000ye	<u>ok</u> .		
2. <u>ht</u>	tps://www.goog	gle.co.in/books/edition/Low_Power	Cmos_Vlsi_Cir	cuit_Design/eQKC	
H	EyJcewC?hl=ei	<u>1&gbpv=0</u> .			

P22 M.Tech Scheme of Teaching & Examination – 2022-23

	(Course Articul	ation Matrix (C	CAM)	
СО	PO1	PO2	PO3	PO4	PO5
#1	3	2			
#2			2		
#3	3				
#4			2		

AUTOMOTIVE ELECTRONICS				
[As per Choice Based Credit System (CBCS) & OBE Scheme]				
Course Code:	S .	EMESIER – II D22MECE252	Cradita	03
Tooshing Houng/Woo		$\frac{\mathbf{F} \mathbf{Z} \mathbf{Z} \mathbf{V} \mathbf{I} \mathbf{E} \mathbf{C} \mathbf{E} \mathbf{Z} \mathbf{S} \mathbf{Z}}{\mathbf{Z} \mathbf{V} \mathbf{I} \mathbf{E} \mathbf{C} \mathbf{E} \mathbf{Z} \mathbf{S} \mathbf{Z}}$	CIE Market	50
Teaching Hours/ wee	eK (L:I:P):	3:0:0	CIE Marks:	50
Course Learning Ob	iching Hours:	40 urse will enable th	SEE Marks:	50
• Understand the	e concepts of Auto	omotive Electroni	es and its evolution a	nd trends
 Illustrate the v 	arious application	of electronics sys	stems and ECU in aut	romotive
Describe	principles	and applications	of sensors	and actuators in
automotive ele	ectronics systems.	ind upprioutions	of beneors	
• Summarize the	e various control s	vstems and comm	nunication protocols i	n automotive.
• Illustrate the m	nodern advanced t	echnologies and t	rends in automotive.	
	UNIT	'-I		8 Hours
Basic Fundamental:	Electrical and el	ectronic systems	in the vehicle, Over	view, Lighting
technology, electronic	stability program	(ESP), Adaptive	cruise control (ACC)).
Basic Principles of I	Networking: Net	work topology, N	letwork organization	, OSI reference
model, Control mecha	inisms.			
Automotive Networ	rking: Cross-sys	stem functions,	Requirements for	bus systems,
Classification of bus	systems, Applicat	tions in the vehic	le, Coupling of netw	orks, Examples
of networked vehicles	•			
1 ext 2.	1 Study the hea	ia fundamentala a	f outomotive avetom	
Sell-Study Component:	1. Study the bas	ic fundamentals c	of automotive systems	ation
Component.			ig in unrerent Applie	
	UNIT	– 11		8 Hours
The Basic of Electron	nic Engine contr	ol: Motivation for	Electronic Engine C	control, Exhaust
Emissions, Fuel Eco	onomy, Federal	Government Tes	t Procedures, and	Concept of an
Electronic Engine con	trol system, Defin	nition of Engine p	erformance terms, Ex	chaust Catalytic
Converters, Electronic	c Fuel control sys	tem, Analysis of	intake manifold press	sure, Idle Speed
Control, Electronic Ig	nition.			
Solf-Study	1 Study the bas	ic functioning of	alactronic anginas	
Component.	2 Compare diff	erent types of elec	etronic ignition	
component:			euonie ignition.	0.11
	UNII	. – 111		8 Hours
Automotive Sensor:	Airflow rate se	ensor, Engine Cr	ankshaft Angular P	osition Sensor,
Magnetic Reluctance	Position Sensor,	Hall effect Posi	tion Sensor, Shielded	d Field Sensor,
Optical Crankshaft	Position Sensor,	Throttle Angle	e Sensor (TAS), E	ngine Coolant
Temperature (ECT) S	ensor, Knock Sen	sor.		
Automotivo Actuato	re. Electromecha	nical actuators F	uid mechanical actu	ators Electrical
machines	15. Electromeena	incar actuators, F	iuiu-meenamear actu	
Text 2.				
Self-Study	1. Study and p	resent angular ra	te sensors and flex-	fuel sensors in
Component:	automotive a	oplications.		III
	2. Explore autor	notive engine cor	trol actuators.	
	LINI'	$\overline{\Gamma - IV}$		8 Hours

for fue contro Contro	Il Powertrain (el Control, Dis I, Direct Fuel ol System, Sec	Control Systems: Introduction, Digital crete Time Idle Speed Control, EGR Injection, Flex Fuel, Electronic Ignit condary Air Management, Evaporati	Engine cont Control, Var ion Control, ve Emission	rol, Control modes iable valve timing Integrated Engine s Canister Purge,
Auton	natic System Ad	justment, System Diagnostics.		
Text 1	Chapter 6		·	1 11 4
Contro	ol unit, Control	unit software.	essing, Digita	al modules in the
Self-S	tudy	1. Explore designing engine control s	ystems.	
Comp	onent:	2. Illustrate programmable control un	its in automot	ive systems.
		$\mathbf{UNIT} - \mathbf{V}$		8 Hours
Vehic	le Communica	tions: IVN, CAN, Local Interconnect	Network, Fle	xRay IVN, MOST
IVN,	Vehicle to	Infrastructure Communication, Veh	nicle-to-Cellu	lar Infrastructure,
Quadr	ature Phase	Shifter and Phase Modulation (Q	PSR), Shor	t-Range Wireless
Comm	nunications, Sate	ellite Vehicle Communication, GPS Nav	vigation.	
Electr	onic Safety-Re	lated Systems: Airbag Safety Device, 1	Blind Spot De	etection, Automatic
Collisi	ion Avoidance S	System.	•	
Auton	iomous Vehicl	es: Automatic Parallel Parking System	m, Autonomo	ous Vehicle Block
Diagra	am. It Chapter 0, Ch	optor 10 and Chaptor 12		
Solf_S	tudy	1 Study of Electronic Control System	Diagnostics	
Comp	uuy onent:	2 Distinguish Lane Departure Monit	or and Tire P	ressure Monitoring
comp	onent.	System.		ressure monitoring
Cours	e Outcomes: O	n completion of this course, students ar	e able to:	
				Program
CO	Course Outco	omes with Action verbs for the Course	Bloom's	Outcome
UUS	COs topics			
	topics		I axonomy	Addressed (PO #)
	topics		Level	Addressed (PO #) with BTL
CO1	topics Interpret an	overview of automotive components,	Level	Addressed (PO #) with BTL
CO1	topics Interpret an subsystems an	overview of automotive components, d basics of Electronic Engine Control	Level	Addressed (PO #) with BTL PO1[L2]
CO1	topics Interpret an subsystems an in modern auto	overview of automotive components, d basics of Electronic Engine Control pomotive sector.	Level	Addressed (PO #) with BTL PO1[L2]
CO1 CO2	topics Interpret an subsystems an in modern auto Apply the co	overview of automotive components, d basics of Electronic Engine Control pmotive sector.	Level	Addressed (PO #) with BTL PO1[L2]
CO1 CO2	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto	overview of automotive components, d basics of Electronic Engine Control ponotive sector. oncepts of automotive sensors and various electronic control systems to motive system	Level L2 L5	Addressed (PO #) with BTL PO1[L2] PO4[L5]
CO1 CO2	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and	overview of automotive components, d basics of Electronic Engine Control omotive sector. oncepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in	Level L2 L5	Addressed (PO #) with BTL PO1[L2] PO4[L5]
CO1 CO2 CO3	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and various mod	overview of automotive components, d basics of Electronic Engine Control pmotive sector. oncepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in ules of automotive systems and	Level L2 L5	Addressed (PO #) with BTL PO1[L2] PO4[L5] PO1[L2]
CO1 CO2 CO3	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and various mod communicatio	overview of automotive components, d basics of Electronic Engine Control omotive sector. Incepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in ules of automotive systems and n protocols for interfacing electronics	Level L2 L5 L2, L3	Addressed (PO #) with BTL PO1[L2] PO4[L5] PO1[L2] & PO5[L3]
CO1 CO2 CO3	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and various mod communicatio components, s	overview of automotive components, d basics of Electronic Engine Control pmotive sector. oncepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in ules of automotive systems and n protocols for interfacing electronics ystems and mechanical parts.	Level L2 L5 L2, L3	Addressed (PO #) with BTL PO1[L2] PO4[L5] PO1[L2] & PO5[L3]
CO1 CO2 CO3 CO4	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and various mod communicatio components, s Analyze the v	overview of automotive components, d basics of Electronic Engine Control omotive sector. Incepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in ules of automotive systems and n protocols for interfacing electronics ystems and mechanical parts. arious automotive control systems and	Level L2 L5 L2, L3	Addressed (PO #) with BTL PO1[L2] PO4[L5] PO1[L2] & PO5[L3] PO4[L3]
CO1 CO2 CO3 CO4	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and various mod communicatio components, s Analyze the v Safety-Related	overview of automotive components, d basics of Electronic Engine Control omotive sector. oncepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in ules of automotive systems and n protocols for interfacing electronics ystems and mechanical parts. arious automotive control systems and I Systems.	Level L2 L5 L2, L3 L3,L4	Addressed (PO #) with BTL PO1[L2] PO4[L5] PO4[L5] PO1[L2] & PO5[L3] PO4[L3] & PO5[L4]
CO1 CO2 CO3 CO4 Text I	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and various mod communicatio components, s Analyze the v Safety-Related Book(s):	overview of automotive components, d basics of Electronic Engine Control omotive sector. Incepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in ules of automotive systems and n protocols for interfacing electronics ystems and mechanical parts. arious automotive control systems and Systems.	Level L2 L5 L2, L3 L3,L4	Addressed (PO #) with BTL PO1[L2] PO4[L5] PO1[L2] & PO5[L3] PO4[L3] & PO5[L4]
CO1 CO2 CO3 CO4 Text I 1.	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and various mod communicatio components, s Analyze the v Safety-Relateo Book(s): William B. Rib	overview of automotive components, d basics of Electronic Engine Control omotive sector. oncepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in ules of automotive systems and n protocols for interfacing electronics ystems and mechanical parts. arious automotive control systems and l Systems.	Level L2 L5 L2, L3 L3,L4 ectronics", 8	Addressed (PO #) with BTL PO1[L2] PO4[L5] PO4[L5] PO1[L2] & PO5[L3] PO4[L3] & PO5[L4] th Edition, Elsevier
CO1 CO2 CO3 CO4 Text I 1.	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and various mod communicatio components, s Analyze the v Safety-Related Book(s): William B. Rib Publishing. ISE	overview of automotive components, d basics of Electronic Engine Control omotive sector. Incepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in ules of automotive systems and n protocols for interfacing electronics ystems and mechanical parts. arious automotive control systems and Systems. bens, "Understanding Automotive El BN: 9780128104347.	Level L2 L5 L2, L3 L3,L4 ectronics", 8	Addressed (PO #) with BTL PO1[L2] PO4[L5] PO4[L5] PO1[L2] & PO5[L3] PO4[L3] & PO5[L4] th Edition, Elsevier
CO1 CO2 CO3 CO4 Text I 1. 2.	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and various mod communicatio components, s Analyze the v Safety-Related Book(s): William B. Rib Publishing. ISE Robert Bosch	overview of automotive components, d basics of Electronic Engine Control omotive sector. oncepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in ules of automotive systems and n protocols for interfacing electronics ystems and mechanical parts. arious automotive control systems and I Systems. bens, "Understanding Automotive El BN: 9780128104347. Gmbh (Ed.) "Bosch Automotive	Level L2 L2 L2 L2, L3 L3,L4 ectronics", 8 e Electrics	Addressed (PO #) with BTL PO1[L2] PO4[L5] PO4[L5] PO4[L3] & PO5[L4] th Edition, Elsevier and Automotive
CO1 CO2 CO3 CO4 Text I 1. 2.	topics Interpret an subsystems an in modern auto Apply the co actuators in v design of auto Analyze and various mod communicatio components, s Analyze the v Safety-Related Book(s): William B. Rib Publishing. ISE Robert Bosch Electronics S edition John W	overview of automotive components, d basics of Electronic Engine Control omotive sector. Incepts of automotive sensors and various electronic control systems to motive system. Illustrate the networking concepts in ules of automotive systems and n protocols for interfacing electronics ystems and mechanical parts. arious automotive control systems and Systems. bens, "Understanding Automotive El SN: 9780128104347. Gmbh (Ed.) "Bosch Automotive ystems and Components, Network	Level L2 L2 L2 L2, L3 L3,L4 ectronics", 8 e Electrics ing and Hy 848 9782659	Addressed (PO #) with BTL PO1[L2] PO4[L5] PO4[L5] PO1[L2] & PO5[L3] PO4[L3] & PO5[L4] th Edition, Elsevier and Automotive brid Drive", 5th

Reference Book(s):

1. Nazamuz Zaman, "Automotive Electronics Design Fundamentals", 2015, Springer Publications. ISBN: 978-3-319-17584-3.

Web and Video link(s):

- 1. <u>https://youtu.be/BOP8qLQzhDc.</u>
- 2. https://youtu.be/hs7bABMtOMI.
- 3. <u>https://youtu.be/zzpOtJA-Rqw.</u>

E-Books/Resources:

- 1. <u>https://www.elsevier.com/books/understanding-automotive-electronics/ribbens/978-0-12-810434-7.</u>
- 2. <u>https://www.academia.edu/42742205/Bosch_Professional_Automotive_Information.</u>

Course Articulation Matrix (CAM)									
СО	PO1	PO2	PO3	PO4	PO5				
#1	3								
#2				2					
#3	3				2				
#4				2	1				

г.	DESIGN OF VLSI SYSTEM										
[As per Choice Based Credit System (CBCS) & OBE Scheme]											
SEMESTER – II											
Course Code:		P22MECE253	Credits:		03						
Teaching Hours/We	eek (L:T:P):	3:0:0	CIE Marks:		50						
Total Number of Te	aching Hours:	40	SEE Marks:		50						
Course Learning Objectives: This course will enable the students to:											
• Provide the basic knowledge of VLSI system design.											
• Explain the concept of VLSI System Design Methodology and Chip Design Methods.											
Provide the understanding of Design Capture Tools.											
• Highlight the concept of Data Path Sub System Design and Array Subsystem Design											
• Outline the concepts of Control Unit Design and Special Purpose Subsystems.											
• Provide the knowledge of Design Economics, VLSI System Testing & Verification.											
UNIT – I 8 Hours											
VLSI Design Methodology: Introduction, Structure Design Strategies: Hierarchy.											
Regularity, Modularity, and Locality. System on Chip Design options: Programmable logic											
and structures, Programmable interconnect, Programmable gate arrays, Sea of gate and gate											
array design, standard cell design, full custom mask design and Platform based design -											
system on a chip.											
Design Flows: Behavioral synthesis, RTL synthesis, Logic optimization and structural tools											
layout synthesis, layout synthesis, EDA Tools for System.											
Text 2: 14.1, 14.2, 14.3, 14.4.											
Self-Study	3. Layout Desig	gn and Tools: Hierarc	hical Stick Dia	grams, Aı	utomatic						
Component: Layout.											
	8 Ho	ours									
Design Capture Too	ols: HDL Design,	Schematic Design, La	yout Design, F	loor planı	ning and						
Chip Composition. Design Verification Tools: Simulation Timing Verifiers. Net List											
Cinp Composition.	Design Verificat	ion Tools: Simulation	Comparison Layout Extraction. Design Rule Verification.								
Comparison Layout I	Extraction, Design	Rule Verification.	Jii Tilling V	erifiers, f	Net List						
Comparison Layout I Text 1:	Extraction, Design	Rule Verification.	in Thing (erifiers, r	Net List						
Comparison Layout I Text 1: Self-Study	Extraction, Design 3. Design Rules	Rule Verification.	es, Fabrication	Errors an	Net List						
Comparison Layout I Text 1: Self-Study Component:	Design Verificat Extraction, Design 3. Design Rules Typical Proce	Rule Verification. S: Scalable Design Ruless Parameters.	es, Fabrication	Errors an	Net List						
Comparison Layout I Text 1: Self-Study Component:	 Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT - 	Rule Verification. S: Scalable Design Ruless Parameters.	es, Fabrication	Errors an	Net List Id Durs						
Comparison Layout I Text 1: Self-Study Component:	 Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT - m Designs: Basic 	Rule Verification. S: Scalable Design Ruless Parameters. - III	mponents: Dec	Errors an 8 He	Net List						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsyster Multiplexers, Demultiplexers, Demultiplex	 Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT - m Designs: Basic tiplexers and Mag 	Rule Verification. S: Scalable Design Rules: Strategies Research Rules: Scalable Design Rules: Strategies Research Rules: Strategies Rules: Rules: Rules: Strategies Rules: Strategies Rules: Rules: Strategies Rules: Rules: Rules: Strategies Rules: Rules: Strategies Rules: Strategies Rules: R	mponents: Dec	Errors an 8 H (coders, E	Net List Id Durs ncoders,						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsyster Multiplexers, Demulti Basic Sequential	3. Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT – m Designs: Basic tiplexers and Magn Component: Res	Rule Verification. S: Scalable Design Ruless Parameters. - III c Combinational Continued Comparators. gisters, Shift Regis	es, Fabrication mponents: Dec	Errors an 8 He coders, E , and S	Net List Id Durs ncoders, equence						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsyster Multiplexers, Demulti Basic Sequential generators, Shifters,	3. Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT – m Designs: Basic tiplexers and Magi Component: Reg Addition/ Subtract	Rule Verification. Rule Verification. S: Scalable Design Rule ess Parameters. - III c Combinational Connitude Comparators. gisters, Shift Registion, Parallel prefix ac	mponents: Dec ters, Counters	Errors an 8 H coders, E , and S cation: Sig	Net List ad Durs ncoders, equence gned and						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsyster Multiplexers, Demulti Basic Sequential generators. Shifters, Unsigned Multipliers	3. Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT – m Designs: Basic tiplexers and Magi Component: Reg Addition/ Subtract and Division.	 Rule Verification. Rule Verification. Scalable Design Ruless Parameters. III C Combinational Continue Comparators. gisters, Shift Registion, Parallel prefix action 	mponents: Dec ters, Counters lders, Multiplic	Errors an 8 H coders, E , and S cation: Sig	Net List						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsyster Multiplexers, Demult Basic Sequential generators. Shifters, J Unsigned Multipliers Memory Subsysten	3. Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT – m Designs: Basic tiplexers and Magi Component: Reg Addition/ Subtract and Division. ns: Introduction:	 an Tools: Simulation Rule Verification. as: Scalable Design Rule ass Parameters. - III c Combinational Continude Comparators. gisters, Shift Registion, Parallel prefix acont Memory Classification 	es, Fabrication mponents: Dec ters, Counters lders, Multiplic	Errors an 8 H coders, E , and S cation: Sig organizat	Net List						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsystem Multiplexers, Demulti Basic Sequential generators. Shifters, Junsigned Multipliers Memory Subsystem Memory access timi	3. Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT – m Designs: Basic tiplexers and Magn Component: Reg Addition/ Subtract and Division. ns: Introduction: ng. Static Randon	 an Tools: Simulation Rule Verification. Scalable Design Rule ess Parameters. - III c Combinational Continude Comparators. gisters, Shift Registion, Parallel prefix acomparation (19) Memory Classification Memory (19) 	mponents: Dec ters, Counters lders, Multiplic tion, Memory SRAM): RAM	Errors an 8 H coders, E , and S cation: Sig organizat Core Str	Net List d ours ncoders, equence gned and ion and ructures,						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsystem Multiplexers, Demult Basic Sequential generators. Shifters, J Unsigned Multipliers Memory Subsystem Memory access timi Operations of SRAM	3. Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT – m Designs: Basic tiplexers and Mage Component: Reg Addition/ Subtract and Division. ns: Introduction: ng. Static Randon I, Row decoders, O	 Ion Tools: Simulation Rule Verification. Scalable Design Rule ess Parameters. - III c Combinational Continue Comparators. gisters, Shift Registion, Parallel prefix action, Parallel prefix action Memory Classification 	mponents: Dec ters, Counters lders, Multiplic tion, Memory SRAM): RAM iltiplexers, and	Errors an Errors an 8 H coders, E , and S ation: Sig organizat Core Str Sense an	Net List d ours ncoders, equence gned and ion and ructures, pplifiers.						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsyster Multiplexers, Demult Basic Sequential generators. Shifters, J Unsigned Multipliers Memory Subsysten Memory access timi Operations of SRAM Dynamic Random A	3. Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT – m Designs: Basic tiplexers and Magi Component: Reg Addition/ Subtract and Division. ns: Introduction: ng. Static Randon I, Row decoders, C access Memory (D	 Ion Tools: Simulation Rule Verification. Scalable Design Rule ess Parameters. - III c Combinational Continude Comparators. gisters, Shift Registion, Parallel prefix action, Parallel prefix action, Parallel prefix action Memory Classification Memory Classification Memory (Explicit Column decoders / Muthor Continue Context (Explicit Column decoders / Muthor Column decoders / Mutho	es, Fabrication mponents: Dec ters, Counters lders, Multiplic tion, Memory SRAM): RAM iltiplexers, and es, Structures o	Errors an Errors an 8 H coders, E , and S cation: Sig organizat Core Str Sense am of Memor	Net List d Durs ncoders, equence gned and ion and ructures, plifiers. ry array,						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsystem Multiplexers, Demulti Basic Sequential generators. Shifters, Junsigned Multipliers Memory Subsystem Memory access timi Operations of SRAM Dynamic Random A Read only Memory	3. Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT – m Designs: Basic tiplexers and Magn Component: Reg Addition/ Subtract and Division. ns: Introduction: ng. Static Randon I, Row decoders, C access Memory (D . Nonvolatile Met	 Ion Tools: Simulation Rule Verification. Scalable Design Rule ess Parameters. - III c Combinational Contractors. gisters, Shift Registion, Parallel prefix action, Parallel prefix action Memory Classification Memory Classification	mponents: Dec ters, Counters lders, Multiplic tion, Memory SRAM): RAM iltiplexers, and es, Structures of y, other Nonvo	Errors an Errors an 8 H d coders, E , and S cation: Sig organizat Core Str Sense an of Memor olatile Me	Net List d Durs ncoders, equence gned and ion and ructures, nplifiers. ry array, emories.						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsystem Multiplexers, Demulti Basic Sequential generators. Shifters, J Unsigned Multipliers Memory Subsystem Memory access timi Operations of SRAM Dynamic Random A Read only Memory. Other Memory Device	3. Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT – m Designs: Basic tiplexers and Mage Component: Reg Addition/ Subtract and Division. ns: Introduction: ng. Static Randon I, Row decoders, C access Memory (D best content Addre	 Ion Tools: Simulation Rule Verification. Scalable Design Rule ess Parameters. - III c Combinational Continue Comparators. gisters, Shift Registion, Parallel prefix action, Parallel prefix action Memory Classification Memory Class	mponents: Dec ters, Counters lders, Multiplic sion, Memory SRAM): RAM iltiplexers, and es, Structures of y, other Nonvo ster files, Dual	Errors an Errors an 8 H coders, E , and S ation: Sig organizat Core Str Sense an of Memor olatile Me port RAM	Net List d Durs ncoders, equence gned and ion and ructures, nplifiers. ry array, emories. 1.						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsyster Multiplexers, Demultiplexers, Demultiplexers, Demultiplexers, Demultiplexers, Demultiplexers, Shifters, Subsystem Memory Subsystem Memory Subsystem Memory access timit Operations of SRAM Dynamic Random A Read only Memory Other Memory Device Text 1: 10.1-10.6, 11	3. Design Verificat Extraction, Design 3. Design Rules Typical Proce UNIT – m Designs: Basic tiplexers and Mage Component: Reg Addition/ Subtract and Division. ns: Introduction: ng. Static Randon I, Row decoders, C access Memory (D Nonvolatile Mer ces: Content Addre L1-11.6.	 Ion Tools: Simulation Rule Verification. Scalable Design Ruless Parameters. - III c Combinational Continude Comparators. gisters, Shift Registion, Parallel prefix action, Parallel prefix action, Parallel prefix action, Column decoders / MuDRAM): Cell structuremory: Flash Memory Registers 	es, Fabrication mponents: Dec ters, Counters lders, Multiplic tion, Memory SRAM): RAM iltiplexers, and es, Structures of y, other Nonvo ster files, Dual	Errors an Errors an 8 H coders, E , and S cation: Sig organizat Core Str Sense an of Memor olatile Me port RAM	Net List d Durs ncoders, equence gned and ion and ructures, plifiers. ry array, emories. A.						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsystem Multiplexers, Demulti Basic Sequential generators. Shifters, J Unsigned Multipliers Memory Subsystem Memory access timi Operations of SRAM Dynamic Random A Read only Memory Other Memory Device Text 1: 10.1-10.6, 11 Self-Study	Jesign Verificat Extraction, Design 3. Design Rules Typical Proce UNIT - m Designs: Basic tiplexers and Magic Component: Reg Addition/ Subtract and Division. ns: Introduction: ng. Static Randon I, Row decoders, C .ccess Memory (D . Nonvolatile Met ces: Content Addree .1-11.6. 3. Case study for	 Ion Tools: Simulation Rule Verification. Scalable Design Rule ess Parameters. - III c Combinational Continue Comparators. gisters, Shift Registion, Parallel prefix action, Parallel prefix action, Parallel prefix action Memory Classification Memory Classificati	mponents: Dec ters, Counters lders, Multiplic tion, Memory SRAM): RAM iltiplexers, and es, Structures of y, other Nonvo ster files, Dual	Errors an Errors an 8 H coders, E , and S cation: Sig organizat Core Str Sense an of Memor olatile Me port RAM	Net List d Durs ncoders, equence gned and ion and ructures, nplifiers. ry array, emories. A. er,						
Comparison Layout I Text 1: Self-Study Component: Datapath Subsystem Multiplexers, Demult Basic Sequential generators. Shifters, J Unsigned Multipliers Memory Subsystem Memory access timi Operations of SRAM Dynamic Random A Read only Memory Other Memory Device Text 1: 10.1-10.6, 11 Self-Study Component:	Jesign Verificat Extraction, Design 3. Design Rules Typical Proce UNIT - m Designs: Basic tiplexers and Magn Component: Reg Addition/ Subtract and Division. ns: Introduction: ng. Static Randon I, Row decoders, C .ccess Memory (D . Nonvolatile Mer cs: Content Addred .1-11.6. 3. Case study for Programmable	 Ion Tools: Simulation Rule Verification. Scalable Design Rule ess Parameters. - III c Combinational Continue Comparators. gisters, Shift Registion, Parallel prefix action, Parallel prefix action, Parallel prefix action, Parallel prefix action, Column decoders / MuDRAM): Cell structure mory: Flash Memory essable Memory, Registion pr different types of action of the logic arrays and FII 	es, Fabrication mponents: Dec ters, Counters lders, Multiplic tion, Memory SRAM): RAM lltiplexers, and es, Structures of y, other Nonvo ster files, Dual lder, shifter and FO.	Errors an Errors an 8 H coders, E , and S eation: Sig organizat Core Str Sense an of Memor olatile Me port RAM	Net List d Durs ncoders, equence gned and ion and ructures, nplifiers. ry array, emories. A. er,						
	Power Distribution and Clock Designs: Power Distribution Networks: Design issues of										
--	---	---	---	--	--	--	--	--	--		
power	power distribution networks and Power distribution networks. Clock Generation and										
Distril	Distribution Networks: Clock system architectures, Clock Generation circuits and Clock										
Distril	bution Network	s. Phase-Locked Loops/Delay-Loc	ked Loops: C	harge Pump PLLs, All							
Digita	al PLLs and Del	ay Locked Loops.									
Input	/Output Mod	ules and ESD Protection Netwo	orks: Genera	1 Chip Organizations:							
Power	r Pads and I/O) Pads. Input Buffers: Schmitt C	circuits, Level	-Shifting Circuits and							
Differ	ential Buffers.	Output Drivers / Buffers. Electrosta	tic Discharge l	Protection Networks.							
Text 1	l:14.1- 14.3, 15	.1- 15.4									
Self-S	tudy	3. Perform the power analysis for	r the given dig	ital circuits.							
Comp	oonent:										
		$\mathbf{UNIT} - \mathbf{V}$		8 Hours							
Desig	n Economics:	Nonrecurring Engineering Costs (N	JREs), Recurri	ing Costs, Fixed Costs,							
Sched	ule, Person pov	ver, Project Management, Design re	euse.								
Testir	ng, Verification	n, and Testable Designs: An Ove	rview of VLS	I Testing: Verification							
testing	g. Wafer test a	nd Device test. Fault Models: Stuc	k at faults. Eo	uivalent faults. Bridge							
and st	uck open / stuc	k closed faults and delay faults. Fa	ult detection.	Automatic Test Pattern							
Gener	ation Testable	Circuit Designs: Ad hoc Approx	ich Scan-Path	Method and Built-in							
Self-T	est and Bound	ary-Scan Standard—IFFF 1149 1	System-Level	Testing: SRAM BIST							
and M	larch Test		Bystem Lever	rosting. Stand Dist							
Tovt 1	$1 \cdot 16 1_{-16} 5$										
Toxt 1	$\begin{array}{c} 10.1 \\ 10.3 \\ 14 \\ 5 \\ 14 \\ 5 \\ 7 \end{array}$										
	4d.	1 Evelope the advantages of Mul	Itimla Antonna	Transmission in I TE							
Sell-S		1. Explore the advantages of Mul	1 A aquisition I								
Comp	onent:	2. Understand the concept of Cer	I Acquisition I								
~											
Course Outcomes: On completion of this course, students are able to:											
Cours	se Outcomes: (On completion of this course, studer	ts are able to:	2							
Cours	se Outcomes: (On completion of this course, studer	nts are able to: Bloom's	Program							
Cours	se Outcomes: (Course Outc	On completion of this course, studer comes with <i>Action verbs</i> for the	nts are able to: Bloom's Taxonomy	Program Outcome							
COs	Course Outcomes: Course Outco	On completion of this course, studer comes with <i>Action verbs</i> for the	nts are able to: Bloom's Taxonomy Level	Program Outcome Addressed (PO #)							
COs	Course Outcomes: Course Outcourse topics	On completion of this course, studer comes with <i>Action verbs</i> for the	nts are able to: Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL							
Cours COs CO1	Course Outcomes: Course Outco Course topics <i>Apply</i> the know	Dn completion of this course, studer comes with <i>Action verbs</i> for the powledge the VLSI System Design	nts are able to: Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL							
Cours COs CO1	Course Outcomes: Course Outco Course topics Apply the known Methodology	On completion of this course, studer comes with <i>Action verbs</i> for the pwledge the VLSI System Design , Chip Design Methods and	nts are able to: Bloom's Taxonomy Level L3	Program Outcome Addressed (PO #) with BTL PO1 [L3]							
Cours COs CO1	Course Outcomes: Course Outco Course topics <i>Apply</i> the known Methodology various conce	On completion of this course, studer comes with <i>Action verbs</i> for the pwledge the VLSI System Design Chip Design Methods and pts of Design Capture Tools.	nts are able to: Bloom's Taxonomy Level L3	Program Outcome Addressed (PO #) with BTL PO1 [L3]							
Cours COs CO1	Course Outcomes: Course Outco Course topics <i>Apply</i> the known Methodology various conce <i>Analyze</i> the I	Dn completion of this course, studer comes with <i>Action verbs</i> for the owledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and	Its are able to: Bloom's Taxonomy Level L3	Program Outcome Addressed (PO #) with BTL PO1 [L3]							
Cours COs CO1 CO2	Course Outcomes: Course Outcomes: Course topics Apply the known Methodology various conce Analyze the I Array Subsys	Dn completion of this course, studer comes with <i>Action verbs</i> for the powledge the VLSI System Design Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design.	Its are able to: Bloom's Taxonomy Level L3 L4	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4]							
Cours COs CO1 CO2 CO3	Course Outcomes: C Course Outco Course topics Apply the known Methodology various conce Analyze the I Array Subsys Develop the	Dn completion of this course, studer comes with <i>Action verbs</i> for the owledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special	Its are able to: Bloom's Taxonomy Level L3 L4	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4]							
Cours COs CO1 CO2 CO3	Se Outcomes: C Course Outco Course topics Apply the know Methodology various conce Analyze the I Array Subsys Develop the Purpose Subs	Dn completion of this course, studer comes with <i>Action verbs</i> for the owledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special ystems.	Its are able to: Bloom's Taxonomy Level L3 L4 L6	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5]							
Cours COs CO1 CO2 CO3 CO4	Course Outcomes: C Course Outco Course topics Apply the known Methodology various conce Analyze the I Array Subsys Develop the Purpose Subs Design and a	Dn completion of this course, studer comes with <i>Action verbs</i> for the owledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special ystems. <i>Hevelop</i> VLSI System Testing &	Its are able to: Bloom's Taxonomy Level L3 L4 L6	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5] PO1,PO4,PO5							
Cours COs CO1 CO2 CO3 CO4	Course Outcomes: Course topics Apply the known of the following of the f	On completion of this course, studer comes with <i>Action verbs</i> for the owledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special systems. <i>Hevelop</i> VLSI System Testing &	nts are able to: Bloom's Taxonomy Level L3 L4 L4 L6 L4,L6	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5] PO1,PO4,PO5 [L4,L6]							
Cours COs CO1 CO2 CO3 CO4 Text I	Course Outcomes: Course topics <i>Apply</i> the known of the formation of th	On completion of this course, studer comes with <i>Action verbs</i> for the owledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special systems. <i>develop</i> VLSI System Testing &	hts are able to: Bloom's Taxonomy Level L3 L4 L4 L6 L4,L6	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5] PO1,PO4,PO5 [L4,L6]							
Cours COs CO1 CO2 CO3 CO4 Text I 1. "In	Se Outcomes: Course Outcomes: Course Outcomes: Course topics <i>Apply</i> the known of the course topics <i>Apply</i> the known of t	Dn completion of this course, studer comes with <i>Action verbs</i> for the owledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special ystems. <i>Hevelop</i> VLSI System Testing &	nts are able to: Bloom's Taxonomy Level L3 L4 L6 L4,L6 d System Pers	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5] PO1,PO4,PO5 [L4,L6] pective", Ming-Bo							
Cours COs CO1 CO2 CO3 CO4 Text I 1. " <u>I</u>	Course Outcomes: Course Outcomes: Course topics <i>Apply</i> the known of the following of th	Dn completion of this course, studer comes with <i>Action verbs</i> for the powledge the VLSI System Design chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special ystems. <i>Mevelop</i> VLSI System Testing & <i>VLSI Systems: A Logic, Circuit, and</i> SBN-10: 143986859X, ISBN-13: 9	nts are able to: Bloom's Taxonomy Level L3 L4 L4 L6 L4,L6 d System Pers 78-143986859	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5] PO1,PO4,PO5 [L4,L6] pective", Ming-Bo							
Cours COs CO1 CO2 CO3 CO4 Text I 1. " <u>h</u> Li 2. "C	Course Outcomes: Course topics <i>Apply</i> the known Methodology various conce <i>Analyze</i> the I Array Subsys <i>Develop</i> the Purpose Subs <i>Design</i> and Correction. Book(s): ntroduction to Y n, CRC Press, I CMOS VLSLD	On completion of this course, studer comes with <i>Action verbs</i> for the owledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special ystems. <i>Hevelop</i> VLSI System Testing & <u>VLSI Systems: A Logic, Circuit, and</u> SBN-10: 143986859X, ISBN-13: 9 esign: a Circuits and Systems Per	ts are able to: Bloom's Taxonomy Level L3 L4 L4 L6 L4,L6 d System Pers 78-143986859	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5] PO1,PO4,PO5 [L4,L6] pective", Ming-Bo 91, 2011. il H. F. Weste, David							
Cours COs CO1 CO2 CO3 CO4 Text I 1. " <u>Ii</u> Lii 2. "C	Course Outcomes: Course topics <i>Apply</i> the known Methodology various conce <i>Analyze</i> the I Array Subsys <i>Develop</i> the Purpose Subs <i>Design</i> and a Verification. Book(s): ntroduction to Y n, CRC Press, I CMOS VLSI D oney Harris Pe	Dn completion of this course, studer comes with <i>Action verbs</i> for the powledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special ystems. <i>Ievelop</i> VLSI System Testing & <u>VLSI Systems: A Logic, Circuit, and</u> SBN-10: 143986859X, ISBN-13: 9 esign: a Circuits and Systems Per earson 4 th edition ISBN 10: 0-321-5	ts are able to: Bloom's Taxonomy Level L3 L4 L4 L6 L4,L6 d System Pers 78-143986859 rspective", Ne	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5] PO1,PO4,PO5 [L4,L6] pective", Ming-Bo 91, 2011. il H. E. Weste, David 13:978-0-321-54774-							
Cours COs CO1 CO2 CO3 CO4 Text I 1. " <u>I</u> Li 2. "C M	Course Outcomes: Course topics <i>Apply</i> the known Methodology various conce <i>Analyze</i> the I Array Subsys <i>Develop</i> the Purpose Subs <i>Design</i> and Correction. Book(s): ntroduction to Construction to Construction to Construction to Construction to Construct	Dn completion of this course, studer comes with <i>Action verbs</i> for the owledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special ystems. <i>Hevelop</i> VLSI System Testing & <u>VLSI Systems: A Logic, Circuit, and</u> SBN-10: 143986859X, ISBN-13: 9 esign: a Circuits and Systems Per carson, 4 th edition, ISBN 10: 0-321-5	Its are able to: Bloom's Taxonomy Level L3 L4 L4 L6 L4,L6 d System Pers 78-143986859 rspective", Ne 64774-8, ISBN	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5] PO1,PO4,PO5 [L4,L6] pective", Ming-Bo 91, 2011. il H. E. Weste, David 13:978-0-321-54774-							
Cours COs CO1 CO2 CO3 CO4 Text I 1. " <u>h</u> Li 2. "C M 3 Refer	Course Outcomes: Course topics <i>Apply</i> the known Methodology various conce <i>Analyze</i> the I Array Subsys <i>Develop</i> the Purpose Subs <i>Design</i> and Coverification. Book(s): ntroduction to V n, CRC Press, I CMOS VLSI D oney Harris, Person (S): Conce Book(s):	Dn completion of this course, studer comes with <i>Action verbs</i> for the pwledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special ystems. <i>develop</i> VLSI System Testing & <u>VLSI Systems: A Logic, Circuit, and</u> SBN-10: 143986859X, ISBN-13: 9 esign: a Circuits and Systems Per arson, 4 th edition, ISBN 10: 0-321-5	nts are able to: Bloom's Taxonomy Level L3 L4 L4 L6 L4,L6 d System Pers 78-143986859 rspective", Ne	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5] PO1,PO4,PO5 [L4,L6] pective", Ming-Bo 91, 2011. il H. E. Weste, David 13:978-0-321-54774-							
Cours COs CO1 CO2 CO3 CO4 Text I 1. " <u>I</u> Li 2. "C M 3 Refer 1. "F	Course Outcomes: Course topics <i>Apply</i> the known Methodology various concer <i>Analyze</i> the I Array Subsys <i>Develop</i> the Purpose Subs <i>Design</i> and a Verification. Book(s): ntroduction to Y n, CRC Press, I CMOS VLSI D oney Harris, Peressed ence Book(s): Basic VI SI Develop	Dn completion of this course, studer comes with <i>Action verbs</i> for the owledge the VLSI System Design , Chip Design Methods and pts of Design Capture Tools. Data Path Sub System Design and tem Design. memory system and Special ystems. <i>Ievelop</i> VLSI System Testing & <u>VLSI Systems: A Logic, Circuit, and</u> SBN-10: 143986859X, ISBN-13: 9 esign: a Circuits and Systems Per arson, 4 th edition, ISBN 10: 0-321-5	Its are able to: Bloom's Taxonomy Level L3 L4 L4 L6 L4,L6 d System Pers 78-143986859 rspective", Ne 64774-8, ISBN	Program Outcome Addressed (PO #) with BTL PO1 [L3] PO1 [L4] PO1 [L5] PO1,PO4,PO5 [L4,L6] pective", Ming-Bo 91, 2011. il H. E. Weste, David 13:978-0-321-54774-							

ISBN 13: 9788120309869. (original Edition – 1994).

2. "Modern VLSI design: System on Silicon" Pearson Education", Wayne, Wolf,

2 nd edition,	2 nd edition, ISBN: 81-7758-411-1, 1998.								
Web and Video link(s):									
1. <u>https://yc</u>	1. <u>https://youtu.be/AhiQeP002ZU</u>								
2. <u>https://yo</u>	outu.be/otOS	<u>L1ZLnOo</u>							
3. <u>https://yo</u>	outu.be/4eab7	<u> FjqmF-g</u>							
E-Books/Res	ources:								
1. https://arc	hive.org/details	s/cmosvlsidesign	nacircuitsandsys	temsperspective_20	<u>01908</u>				
2. <u>https://ww</u>	w.google.co.in	/books/edition/l	Introduction_to_	VLSI_Systems/K0	XOBQAAQB				
AJ?hl=end	<u>&gbpv=1&prin</u>	tsec=frontcover							
	<u>(</u>	Course Articula	ation Matrix (C	CAM)					
CO	PO1	PO2	PO3	PO4	PO5				
#1	2								
#2	2								
#3	#3 2								
#4				2	2				

	RF	Integrated circui	ts					
[As	per Choice Based	d Credit System (0	CBCS) & OBE Schen	ne]				
	S	EMESTER – II	a u					
Course Code:		P22MECE254	Credits:	03				
Teaching Hours/We	<u>ek (L:T:P):</u>	3:0:0	CIE Marks:	50				
Total Number of Tea	aching Hours:	40	SEE Marks:	50				
Course Learning Ob	jectives: This co	urse will enable th	e students to:	1				
• To Understand the behavior of Passive and Active components for RF signals.								
• To Analyze the impact of noise and environmental variations on the working of RF circuits.								
• To Analyze and d	esign of amplifier	s, oscillators and	mixers.					
• To Evaluate the pe	erformance param	neter of amplifiers	, oscillators and mixe	rs.				
• To Understand the	e transceiver archi	itecture and its rel	ated components.					
	UNIT	$\Gamma - \mathbf{I}$		8 Hours				
RF Components: Electric Fields and Capacitance, Magnetic Fields and Inductance, Time- Varying Fields and Maxwell Equations, LC and RLC Circuits, Antennas, Integrated Capacitors, Integrated Inductors. RF Networks: Introduction to Two Ports, Available Power, Impedance Transformation, Lossless Transmission Lines, Receive–Transmit Antennas as Two-Port Circuits, Scattering								
Parameters, Different	al Two-Ports.							
Text 1:1.1-1.3,1.7,1.9	9,1.10,1.11,3.1-3.	4,3.6,3.8,3.9.	·					
Self-Study	1. Distributed a	and Lumped Circu	iits, Network functior	18.				
Component:								
UNIT – II 8 Hours								
RF and I F: Filters: Id	leal Filters, Doubl	ly Terminated LC	Filters, And Active F	filters.				
Noise: Two-Port Equ	ivalent Noise, No	ise Figure, Impact	t of Feedback on Nois	se Figure, Phase				
Noise, Sensitivity. To $1 4 2 5 2 5 2$								
1 ext 1:4.1-4.3,5.2,5.3	,5.5,5.7,5.6.	iltor and related d	acian paramatar					
Component:	 Stability of 1 Stability of s 	urface and bulk a	coustics wave.					
	UNI	Γ – III		8 Hours				
Low-Noise Amplifie	rs: Matching Re	auirements. RF	Tuned Amplifiers. C	Common-Source				
and Common-Gate Ll	NAs. Series Feedl	back LNAs. LNA	Design Case Study					
Mixers: Mixers Fund	lamentals, Evolut	tion of Mixers, A	ctive Mixers, Passive	e Current-Mode				
Mixers.	,	,	,					
Text 1:7.1-7.5,7.10,8	.1-8.4.							
Self-Study	1. Impact of	feedback topolo	gy, biasing, substrat	e on low noise				
Component:	amplifiers							
	2. Second or	der distortion and	its effects on active r	nixers.				
	UNI	T – IV		8 Hours				
Oscillators: The Line	ear LC Oscillator,	The Nonlinear \overline{L}	C Oscillator, Phase No.	oise Analysis of				
the Nonlinear LC Oscillator, LC Oscillator Topologies, Q-Degradation, Frequency								
Modulation Effects, More LC Oscillator Topologies, Ring Oscillators, Quadrature Oscillators								
Power Amplifiers: C	Class A Pas, Class	B Pas						
1 ext 1:9.1-9.9,11.2,1	1.5.	1	llaton and survive	for				
	LI LIAGION 900	1 cimilate occi	uator and amplifu	are for given				

Comp	Component: requirements									
			UNIT – V			8 Hours				
Trans Tolera Archit Text1	Transceiver Architectures : General Considerations, Receiver Architectures, Blocker- Tolerant Receivers, Receiver Filtering and ADC Design, Receiver Gain Control, Transmitter Architectures, Transceiver Practical Design Concerns. Text1:12.1-12.7.									
Self-S	tudy	3. Stu	dy of Bluetooth	Transceiver A	chitecture.					
Comp	Component:									
Cours	Course Outcomes: On completion of this course, students are able to:									
COs	Course Outopics	tcomes wit	for the Course	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL					
CO1	Apply fundand MOSF circuits.	lamentals o ET'S to ur	f field theory,cinderstand the R	rcuit analysis F blocks and	L2	PO1[L2]				
CO2	Design RF and Mixers	circuits for	oscillators, pov	ver amplifiers	L4	PO2[L4]				
CO3	Analyze t effects of R	he impact F circuits.	and substrate	L3	PO3[L3]					
CO4	Illustrate t	he significa	nce and role of es.	RF blocks in	L3	PO4[L3] PO5[L3]				
"Radi Broadd Refere 1. RF 2. Th Ed 3. VI 4. Ele Web a 1. htt 2. htt 3. htt E-Boo	o Frequency com Inc., Irv ence Book(s Microelectr e Design Of ition, Cambr SI for Wire ectronics and und Video li ps://nptel.ac ps://archive. p://www.ele	y Integrated ine onics by Be CMOS Rad idge Univer ess Commu VLSI Serie nk(s): in/courses/1 nptel.ac.in/c ceng.ohio-st es:	d Circuits and S chzad Razavi, Se lio-Frequency In rsity Press ISBN unication by Bos es, ISBN 978-1- <u>117102012</u> courses/117/102, tate.edu/~roblin.	Systems",Seco econd Edition, 1 ntegrated Circu 1 0-521-83539- co Leung, Seco 4614-0985-4 //117102012/ /durip/OSUrese	Pearson, ISB its by Thoma 9 ond Edition, I	OOMAN DARABI				
3. <u>https://assets.cambridge.org/97811071/94755/frontmatter/9781107194755_frontmatter.pd</u> <u>f</u>										
C	CO PO1 PO2 PO3 PO4 PO5									
#	<u>1</u>	3		100						
#	2		3							
#	3			3						
#4 2										

	VLSI and Embedded System Laboratory - II								
Course	e Code	P22MECEL27	L-T-P-H :	1-0-2-3	3				
Contac	ct Period 3	6 Hrs	CIE	50					
Exam:	3	Hrs.	SEE:	50					
		Course	e Content						
A. Analog Design									
Analog Design Flow:									
Design	the following cir	cuits with given speci	fications*, completing	the desi	gn flow mentioned				
below:	below:								
	a. Draw the schematic and verify the following								
	DC A	nalysis, AC Analysis a	nd Transient Analysis	5					
	b. Draw	the Layout and verify	the DRC, ERC						
	c. Check	tor LVS	1 1						
1	d. Extrac	et RC and back annotat	e the same and verify t	he Desig	gn.				
1.	Basic gates and u	Iniversal gates							
2. 2	A Single Stage un	and Common Drain on	nlifior						
3. 1	Design an on-am	and Common Drain an	ipilici tion* using differential	amnlifi	er Common source				
т.	amplifier in libra	rv**	tion using unrerentia	ampini	er common source				
5	Design a 4/8 bit I	R-2R based DAC for th	e given specification						
6.	Design a simple 4	4/8-bit ADC converter	using any one of the to	ols giver	n above				
	8 8 I		8 J	0					
		B. Embed	lded System						
1.	Interface and Cor	ntrol of on-board LEDs	s (signaling) through Sy	witch con	ntrol (Sensors).				
2.	Interface and sma	art control of Motors (a	pplication specific).						
3.	Establishing Wire	ed/Wireless Communic	cation using peripherals	5.					
4.	Interfacing differ	ent Display or Output J	peripherals with Proces	sor.					
5.	Measurement of '	Time and Frequency us	sing Timers and interru	pts.					
6.	Develop a system	to count the number of	of vehicle passed on roa	ad. Get tl	he input from				
Course	relevant sensor ai	and perform the operation	n.						
Course		completion of this cour	se, students are able to		Drogrom				
COs	Course Outcome	es with Action verbs fo	or the Course topics		Addressed (PO #)				
					with BTL				
	Apply the know	ledge of the digital sys	stem to design of the						
	schematic and la	avout in cadence tools	and apply embedded sy	vstem	PO1 (L1).				
CO1	principles to inte	erface and control on-b	oard LEDs and motors		PO2(L2)				
	through sensors	and switches							
	Interpret the ou	atcome of DC Analysis	, AC Analysis and Tra	nsient					
	Analysis in anal	og circuits and underst	and wired and wireless	5	PO4, PO9				
CO2	communication protocols and their implementation in embedded (L4)								
	systems								
	Design and sim	ulate basic CMOS circ	uits like inverter,comn	non					
CO3	source amplifier	ifferent	it PO3, PO5,						
	techniques for in		PU8, (L5)						
	processors for s	pecific applications in (embedded systems.	_	DO1 D05				
CO4	Analysis of the	develop Time and Fre	and QKC of the analog	g Systeme	r02, r05 (L4)				
CO3	Design and simu source amplifier techniques for in processors for sp Analysis of the circuits and also	ulate basic CMOS circ and differential ampli- nterfacing display and opecific applications in opecific applications in opecific applications in opecific applications and Free	wits like inverter, comm fiers and and analyze d output peripherals with embedded systems. and QRC of the analo	non ifferent	PO3, PO5, PO8, (L5) PO2, PO5				

	in er	nbedde	ed syste	ems.										
CO5	CO5 Implement DAC and ADC Designs in cadence and Develop Vehicle Counting Systems in embedded application.									ehicle	PO3 PO7	, PO5 7, (L5)	,	
Text	Text Book(s):													
1.	1. "The Definitive Guide to ARM_ CortexM3 and Cortex-M4 Processors", Joseph													
	Yiu,3 rd edition, Newness publications, ISBN 13: 978-0-12-408082-9, 2016.													
2.	"Desi	gn of	Anal	og CN	AOS 1	Integr	ated (Circui	ts", B	ehzad	Razav	i , 2^{nd}	editic	n Tata
	McGı	aw Hi	ll, ISB	N 978-	-0-07-2	252493	3-2 201	17.						
				(Course	e Artic	<u>ulatio</u>	n Mat	rix (C	<u>AM)</u>				
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	O2
#1	3	2			2				2				3	

π1	3	4			4			4		3	
#2		2	2	2	2			3			
#3			2		3		2				
#4		3			3						3
#5			2		3	2					

Semester-III

[As per Choice Based Credit System (CBCS) & OBE Scheme]										
Course Code: P22MECE31 Credits: ()4									
Teaching Hours/Week (L:T:P): 3:0:0 CIE Marks:	50									
Total Number of Teaching Hours: 40 SEE Marks: 5	50									
Course Learning Objectives: This course will enable the students to										
• Understand the concept of multi–core architecture and system overview of threading.										
• Cover fundamental concepts of parallel programming and its constructs.	• Cover fundamental concepts of parallel programming and its constructs.									
• Describe in detail the concepts of threading APIs.										
• Explain the different aspects of OpenMP.										
Use OpenMP for parallel programming										
UNIT – I 8 H	ours									
Introduction to Multi– core Architecture: Motivation for Concurrency in software, Pa	arallel									
Computing Platforms, Parallel Computing in Microprocessors, Differentiating Multi–co	re									
Architectures from Hyper– Inreading Technology, Multithreading on Single–Core vers	us									
Gustafson's Law System Overview of Threading: Defining Threads System View of										
Threads Threading above the Operating System Threads inside the OS. Threads inside	the									
Hardware. What Happens When a Thread Is Created. Application Programming Models	and									
Threading.										
Text 1: Chapters 1 and 2										
Self-Study 1. Undersand the concepts present in the thesis: Bulpin, James	Roy.									
Component: 2004. Operating System Support for Simultaneous Multithr	eaded									
Processors. PhD thesis, King's College, University of Camb	ridge,									
September.										
UNIT – II 8 H	ours									
Fundamental Concepts of Parallel Programming: Designing for Threads, Task										
Decomposition, Data Decomposition, Data Flow Decomposition, Implications of Difference	ent									
Decompositions, and Challenges You will Face, Parallel Programming Patterns. A										
Alternate Approach: Parallel Error Diffusion, Other Alternatives, Threading and Parallel	1									
Programming Constructs: Synchronization Critical Sections	1									
Deadlock, Synchronization Primitives, Semaphores, Locks, Condition Variables, Messa	ges									
Flow Control–based Concepts, Fence, Barrier	5.0,									
Text 1: Chapters 3 and 4										
Self-Study 1. Study and write a report on: Barney, Blaise. Introduction to Pa	arallel									
Component: Computing. Lawrence Livermore National Laboratory, Liver	rmore									
Computing.Available at:										
http://www.llnl.gov/computing/tutorials/parallel_comp/.										
UNIT – III 8 H	ours									
Solutions to Common Parallel Programming Problems: Too Many Threads, Data Ra	.ces,									
Deadlocks, and Live Locks, Deadlock, Heavily Contended Locks, Priority Inversion,	ha									
Jointions for neaving Contended Locks, Non-Diocking Algorithms, ABA Problem, Cac.										
Bandwidth Working in the Cache Cache related Issues False Sharing Memory	',									
Consistency.										

Te	ext 1: Ch	apter 7								
Self-S	Study	1. Study and write a report on: Blum	nofe, Robert	D., Christopher F.						
Comp	onent:	Joerg, Bradley C. Kuszmaul, Charles	E. Leiserson	n, Keith H. Randall,						
-		and Yuli Zhou. 1995. Cilk: An E	fficient Mul	tithreaded Runtime						
		System. Proceedings of the 5th ACM SIGPLAN Symposium on								
	Principles and Practice of Parallel Programming (July):207–216.									
		UNIT – IV		8 Hours						
Open	MP: A P	ortable Solution for Threading Challenges in	Threading a I	Loop, Loop–carried						
Deper	ndence, D	Pata-race Conditions, Managing Shared and P	rivate Data, l	Loop Scheduling						
and P	ortioning	, Effective Use of Reductions, Minimizing Th	reading Over	head, Work–						
sharin	g Section	ns, Performance– oriented Programming, Usin	g Barrier and	No wait,						
Interle	eaving Si	ngle- thread and Multi- thread Execution, Da	ta Copy–in a	nd Copy–out,						
Protec	ting Upd	ates of Shared Variables, OpenMP Library Fu	inctions, Ope	nMP Environment						
Varial	bles, Con	pilation, Debugging, performance.	-							
Text 1	1: Chapt	er 6								
Self-S	Study	1. Understand the concepts: Hill, Mark	D. 1998. Mu	ltiprocessors Should						
Comp	onent:	Support Simple Memory Consiste	ency Models	s. IEEE Computer						
_		(August), 31(8):28–34.	-	-						
		UNIT – V		8 Hours						
Open	MP Lan	guage Features: Introduction Terminology Pa	rallel Constr	uct Sharing the						
Work	among T	Threads in an OpenMP Program Clauses to Co	ntrol Paralle	l and Work-Sharing						
Const	ructs Ope	enMP Synchronization Constructs Interaction	with the Exe	cution Environment						
More	OpenMP	Clauses Advanced OpenMP Constructs.								
Text 2	2: Chapt	er 4								
Self-S	Study	1. Understand multithreaded program	ning: Mattso	on. Tim. Nuts and						
Com	oonent:	Bolts of Multithreaded Programm	ning. Santa	Clara, CA: Intel						
		Corporation. Available at: http://www	v.intel.com.	,						
Cours	se Outco	mes: On completion of this course, students a	re able to:							
		•								
	~		Bloom's	Program Outcome						
COs	Course	Outcomes with Action verbs for the Course	Taxonomy	Addressed (PO #)						
	topics		Level	with BTL						
COL	Evoluo	to the Multicore Hardware and Software								
COI	concept	e the Multicole Haldware and Software	L1	PO1 (L1)						
CO2	Analyz	e the Parallel Programming concepts with								
002	example	es along with Deadlocks and Semaphores	L3	PO1 (L3)						
CO3	Develo	n the theories related to narallel								
005	nrogran	ming problems and methods to overcome	13	PO1 (L2) PO2 (L3)						
	them	ming problems and methods to overcome	23	101(12),102(13)						
CO4	Describ	e the various programming concepts of								
004	OpenMP with examples Programming concepts of L3 PO3 (L3)									
Text	Text Book(s):									
1	Multice	re Programming Increased Performance Thr	ugh Softwar	e Multi_threading						
1 .	1. Multicore Programming, Increased Performance Through Software Multi-threading, Shamoom Akhter and Jacon Poherte, Intel Press, 2006, JSDN 0, 0764922, 4, 6									
2	Lising (Shameem Akhter and Jason Roberts, Intel Press, 2006. ISBN 0-9764832-4-6.								
	2. Using OpenNIP, Portable Snared Memory Parallel Programming, Barbara Chapman, Gabriela Lost, Puud von der Des 2009, ISDN 078-0-262-52202									

MIT Press, Massachusetts Institute of Technology

Reference Book(s):														
1. Principles of Parallel Programming, Calvin Lin, Lawrence Snyder,														
	Pearson Education, 2009. ISBN-13: 978-0321487902.													
2.	. Para	allel Pr	ogram	ming i	n C wi	ith MP	I and C	Dpen M	IP, Mi	chael J	. Quin	n,		
	Tata	n McGi	raw Hi	11, 200	4. ISB	N 13:	97800	70582	019.					
3.	. Para	allel Co	ompute	er Arch	nitectu	re A H	ardwa	re / So	ftware	Appro	bach			
	Dav	id E, C	Culler,	Jaswir	nder Pa	al Sing	h with	Anoo	p Gupt	a, ISB	N: 978	15586	03431	
Web	and V	video l	ink(s)	:		0				,				
1.	. Mul	ti-Core	e Com	puter A	Archite	ecture -	– Stora	ige and	l Interc	connec	ts. NP	TEL II	Т	
	Guv	vahati.		F				0			,			
	http	s://ww	w.vou	tube.co	om/pla	vlist?l	ist=PL	wdnzl	V3ogo	U0TR	333Jvz	G8T3	HDg52	2S0h
2.	. Intro	oductio	on to p	arallel	Progra	ammin	g in O	pen M	P		j-		8-	
_	http	s://ww	w voli	tube.co	om/pla	vlist?l	ist=PL	J5C 6	- adAvF	BFMA	ko9JT	vDIDI	t1W48	Sxm
E-Bo	oks/R	esour(<u>, più</u>	<u>j 1150 11</u>		<u></u>	<u>qui 1 (1</u>			0001	<u></u>	<u>0/1111</u>
	Intro	oductio	$\frac{1}{2}$	'omnui	ter Svs	tems								
	httn	s·//www		mu edi	u/~fn/a	rourses	2/1521 [°]	3-\$07/	sched	ıle htn	าไ			
	mup	5.// •• ••	w.es.e	<u>111u.cu</u>	⁷ nurse	Artic	, 1921. mlatin	n Mat	riv (C	$\overline{\mathbf{A}\mathbf{M}}$				
				-	<u>_00130</u>		ulatio	<u>11 171ai</u>						
CO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS
	1	2	3	4	5	6	7	8	9	10	11	12	01	02
#1	1												1	
#2	3												3	
#3	2	3											2	3
#4			3											
		•		•	•	•	****		•	•	•			

Professional Elective –V

HIGH-	PERFORMAN	CE DIGITAL VI	SI CIRCUIT DESIG	GN					
[As pe	er Choice Based	Credit System (CI	BCS) & OBE Scheme]					
		SEMESTER – II							
Course Code:		P22MECE321	Credits:	03					
Teaching Hours/We	ek (L:T:P):	3:0:0	CIE Marks:	50					
Total Number of Te	aching Hours:	40	SEE Marks:	50					
Course Learning Ol	Course Learning Objectives: This course will enable the students to:								
• To Understand the operational aspects of devices, families and circuits.									
• To analyze the circuits propagation delay and power dissipation.									
• To evaluate the	e models, topolo	gies and circuits f	or performance param	neters.					
To design modular blocks for the given specifications.									
		$\frac{T-I}{D}$		8 Hours					
Electronics Fundan	ientals: Compar	isons Between B	ipolar and MOS Tra	nsistors, CMOS					
Digital Circuits, Bipe	olar ECL Circuit	s, BICMOS Circi	ints, Power-Delay Tra	deoffs Between					
Device Design Cor	and BICMUS C	ircuits.	one for Binolor Tro	ngistors Cutoff					
Frequency BiCMOS	Device Design (Considerations Bi	CMOS Device Scalin						
CMOS High-Perfor	mance Circuits:	Static Digital CN	IOS Circuits Non-Pir	s. elined Dynamic					
CMOS Circuits.		Statio Digital Cli		ennea D'fhanne					
Text 1: 1.1-1.5, 2.2-2	2.5,4.1,4.2.								
Self-Study	2. Study th	e Modeling of the	MOS Transistor.						
Component:	Component:3. Study the Modeling of the Bipolar Transistor.								
UNIT – II 8 Hours									
CMOS High-Perfor	mance Circuits	: Pipelined Dynai	nic CMOS Circuits,	An All-N-Logic					
Single-Phase Pipeline	ed Dynamic CM	OS Logic, Circuit	Structures and Operat	ional Principles,					
Circuit Optimization	and Evaluation,	Circuit Examples.							
Text 1: 4.3, 4.4.1,4.4	.2,4.4.3.								
A CML Propagation	n Delay Model:	CML and ECL Pro	evious Delay Models,	New CML					
Propagation Delay M	odel, Transient A	Analysis, High-Cu	rrent Effects, Model V	verification and					
Its Application in Cir	cuit Optimization	n, Model Limitatio	ons.						
Text 2: 5.2-5.7.									
Self-Study	4. Study of CN	AOS Circuits.							
Component:	5. Analyze var	rious Delay model							
	UNI	T – III		8 Hours					
Series-Gated CML	and ECL Bipola	r Circuits: Two-l	evel Series-gating CM	IL and ECL					
Circuit Design, Analy	ysis and Optimiza	ation of Two-level	l Circuits.						
Text 1: 6.2, 6.3.	Text 1: 6.2, 6.3.								
High-Performance BiCMOS Circuit Structures: ECL/CMOS Interface Circuits, Dynamic									
ECL Reference Voltage (DRV) CMOS/ECL Interface Circuits.									
Text 2: 7.2,7.3.									
Self-Study 4. Explore on Bipolar circuits.									
Component:	Component: 5. Illustration on BiCMOS circuit.								
	UN	IT – IV		8 Hours					
High-Performance l	BiCMOS Circui	t Structures: BiC	MOS Sense Amplifie	rs for SRAM.					

Text 1 High-	l: 7.4 Performance (MI. ECL and NTL BICMOS Circu	uits: Low-Powe	r Circuits and					
Systems, BJT and MOS Series-Gated CML Circuit Techniques, Performance of XOR, D-									
Iatch BJT and MOS Series-Gated Circuits, Performance of CML D-Latch Comparator									
Circui	ts, High-Perfor	mance ECL Circuit Techniques, Active	e Load (Series D	Diode and					
Resist	or), Active-Pul	l-Down Techniques, Discussion and As	ssessment of Ac	ctive-Pull-Down					
ECL C	Circuit Techniq	ues, BiCMOS Active-Pull-Down ECL	Circuit Techniq	jue, Non-					
Thresh	nold-Logic Circ	cuits, Conventional NTL Circuits, APD	-NTL Circuit T	echniques.					
Text 2	Text 2: : 8.2- 8.13.								
Self-S	Self-Study2. Study of low-power circuits.								
Comp	onent:	3. Explore on various circuit techniq	ue.						
		UNIT – V		8 Hours					
High-	Performance	CML, ECL and NTL BICMOS	S Circuits: A	APD-NTL Circuit					
Perfor	mance, Applica	ations.							
High-	Performance S	System Applications: Phase-Locked L	oops, Phase-Lo	cked Loop					
Buildi Tort 1	ng Blocks.	0.3							
Solf S	tudy	-9.3.	ations						
Com	uuy onent•	5 Explore on various system applica	ations						
Comp	onent.	5. Explore on various system apprec	ulons.						
Cours	e Outcomes: (n completion of this course, students a	are able to:						
Court				Program					
~~	Course Out	comes with <i>Action verbs</i> for the	Bloom's	Outcome					
COs	Course topics		Taxonomy	Addressed (PO #)					
	1		Level	with BTL					
CO1	Apply the	fundamentals of MOSFETs to							
	understand pe	erformance aspects of logic families	L2	PO1[L2]					
	and their struc	ctures.							
CO2	Characterize	the logic family structure and their	L3	PO4 [1.3]					
	delay perform	ance.	23	101[23]					
CO3	Design a log	gic structure for given application	L4	PO3 [L4]					
<u> </u>	requirements.	working and significance of logic							
004	hlocks in High	Parformance integrated circuits	L3	PO1, PO3 [L3]					
Text 1	Book(s).	r enormance integrated circuits.							
"HIG	H-PERFORM	ANCE DIGITAL VLSI CIRCUI	T DESIGN"	Richard X Gu					
.Unive	ersity of Water	loo. Khaled M. Sharaf. University of	Waterloo Mol	hamed I Elmasry.					
ISBN	978-1-4613-5	970-8 ISBN 978-1-4615-2297-3 (eB	ook), DOI 10.	1007/978-1-4615-					
2297-3	3.	×	,,						
Refer	ence Book(s):								
"DIG	ITAL BiCMO	S INTEGRATED CIRCUIT DESIG	GN", Springer S	Science+ BusÎness					
Media	, LLC Library	of Congress CatalogIng-In-Publication	Data Embabi, S	S. H. K. (Sherif H.					
K.), IS	SBN 978-1-461	3-6391-0 ISBN 978-1-4615-3174-6 (e	Book), DOI 10.	.1007/978-1-4615-					
3174-	3174-6.								
Web a	and Video link	(s):							
1. <u>htt</u>	ps://www.tsmc	.com/static/english/campaign/VLSI202	$\frac{20/1ndex.htm}{40.47}$						
<u>nttps:/</u>	/sem1W1K1.com/	/semiconductor-manufacturers/intel/314	404/-intel-4-pre	esented-at-v1s1/					
2. <u>nttp</u>	<u>s://www.youtu</u>	be.com/watcn/v=wD058Use1Jw.							
E-R00	oks/Kesources:								

4. https://link.springer.com/book/10.1007/978-1-4615-2297-3						
5. <u>https://ww</u>	ww.amazon.in/H	ligh-Performan	ce-Springer-Inter	national-Engine	<u>ering-</u>	
Computer/	/dp/1461359708			_	-	
	Course Articulation Matrix (CAM)					
СО	PO1	PO2	PO3	PO4	PO5	
#1	3					
#2				3		
#3			2			
#4	3		2			

	NE	TWORK ON CH	IP	
[As per Choic	e Based	Credit System (CB	CS) & OBE Scheme	e]
		SEMESTER – III	1	
Course Code:		P22MECE322	Credits:	03
Teaching Hours/Week (L:T	::P):	3:0:0	CIE Marks:	50
Total Number of Teaching	Hours:	40	SEE Marks:	50
Course Learning Objectives	s: This c	ourse will enable th	e students to:	
• To understand the diff	ferent ro	uting algorithms.		
• To analyze different a	rchitectu	re design.		
• To design different ma	apping te	echniques.		
• To understand Fault C	Controllin	ng Techniques.		
To design NoC topolo	ogies.			
	U	NIT – I		8 Hours
Introduction: System-on-Ch	ip Integ	ration and Its Chal	lenges, SoC to Net	work-on-Chip: A
Paradigm Shift, Research Iss	ues in N	oC Development, 1	Existing NoC Exam	ples.
Interconnection Networks	in Ne	tworks-on-chip:	Introduction, Netw	ork Topologies,
Switching Techniques, Rou	iting St	rategies, Flow Co	ontrol Protocol, Q	uality-of-Service
Support, NI Module.				
Text 1:1- 1.1, 1.2, 1.3, 1.4, 2-	- 2.1, 2.2	, 2.3, 2.4, 2.5, 2.6, 2	2.7.	
Self-Study Component:	Study of	on Benefits and Cha	llenges of Adopting	g NoCs.
	UNIT	·−II		8 Hours
Architecture Design of Net	work-on	-Chip: Introduction	n, Switching Techni	iques and Packet
Format, Asynchronous FIFO	Design,	GALS Style of Cor	nmunication, Worn	hole Router
Architecture Design, VC Rou	ter Arch	itecture Design, Ad	laptive Router Arch	itecture Design.
Text 1: 3 – 3.1, 3.2, 3.3, 3.4,	3.5, 3.6,	3.7.	1	C
Evaluation of Network-on-c	hip Arc	hitectures: Evaluat	tion Methodologies	of NoC, Traffic
Modeling, Selection of Chann	nel Widt	h and Flit Size, Sim	ulation Results and	Analysis of
МоТ,				
Performance and Cost Compa	arison of	MoT with other No	oC Structures having	g VC Router,
Limitations of Tree- Based Te	opologie	s.		
Text 1: 4 – 4.1, 4.2, 4.3, 4.4, 4.5	5, 4.6, 4.7	, 4.8, 4.9.		
Self-Study Component:	Case st	udy on Power and T	Thermal Effects and	Management.
	UNI	$\Gamma - III$		8 Hours
Application Mapping on	Netwo	ork-on-chip: Intro	duction, Mapping	g problem, ILP
Formulation,				
Constructive Heuristics for Application Mapping, Constructive Heuristics with Iterative				
Improvement, Mapping using Discrete PSO.				
Text 1:5 – 5.1, 5.2, 5.3, 5.4, 5.5, 5,6.				
Low-Power Techniques for Network-on-chip: Introduction, Standard Low-Power Methods				
for NoC Routers, Standard	for NoC Routers, Standard Low-Power Methods for NoC Links, System-level Power			
Reduction.				
Text 1:6 – 6.1, 6.2, 6.3, 6.4.				
Self-Study Component: D	evelop a	NoC Architecture in	SytemC.	0.77
	UN	$\frac{\mathbf{I}\mathbf{I} - \mathbf{I}\mathbf{V}}{\mathbf{N} + \mathbf{V}}$		8 Hours
Signal Integrity and Relial	outy of	Network-on-chip	Introduction, Sou	rces of Faults in
NoC Fabric, Permanent H	fault Co	ontrolling Technic	jues, Transient F	ault Controlling

Techniques, Unified Coding Framework, Energy and Reliability Trade-off in Coding Technique.

Text 1:7 – 7.1, 7.2, 7.3, 7.4 7.5 7.6.

Testing of Network-on-Chip Architectures: Introduction, Testing Communication Fabric, Testing Cores.

Text 1: 8 – 8.1, 8.2, 8.3.

Self-Study Component: Study on Spidergon STNoC.

8 Hours

Application-Specific Network-on-chip Synthesis: Introduction, ASNoC Synthesis Problem, Literature Survey, System-Levels Floor planning, Custom Interconnection Topology and Route Generation, ASNoC Synthesis with Flexible Router Placement, PSO for Flexible Router Placement, PSO for Flexible Router Placement.

Text 1: 9 – 9.1, 9.2, 9.3, 9.4, 9.5,9.6.

Reconfigurable Network-on-chip Design: Introduction, Literature Review, Local Reconfiguration Approach, Topology Reconfiguration, Link Reconfiguration.

Chapter 10 – Introduction, Literature Review, Local Reconfiguration approach, Topology Reconfiguration, Link Reconfiguration.

Text 1: Chapter 10 – 10.1, 10.2, 10.3, 10.4, 10.5.

Self-Study Component: Case study on Middleware Memory Management in NoC. **Course Outcomes:** On completion of this course, students are able to:

UNIT - V

COs	Course Outcomes with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Identify and Describe network topologies, Noc architecture and low power routing methods	L2	PO1
CO2	Compare Noc architecture, network topologies and low power techniques	L4	PO2
CO3	Investigate the network on chip for signal integrity and reliability.	L5	PO2
CO4	Outline floor planning and synthesis mechanisms with Noc reconfigurability.	L1	PO1

Text Book(s):

Santanu Kundu, Santanu Chattopadhyay" Network-on-Chip: The Next Generation of System on-Chip Integration",2014 CRC Press

Reference Book(s):

- 1. ChrysostomosNicopoulos, Vijaykrishnan Narayanan, Chita R.Das" Networks-on -Chip Architectures Holistic Design Exploration", Springer. Fayezgebali, Haythamelmiligi, Hqhahed Watheq E1-Kharashi "Networks-on-Chips theory and practice CRC press.
- 2. Konstantinos Tatas and Kostas Siozios "Designing 2D and 3D Network-on-Chip Architectures" 2013. ISBN : 978-1-4614-4273-8
- 3. Palesi, Maurizio, Danesh talab, Masoud "Routing Algorithms in Networks-on-Chip" 2014

Web and Video link(s):

- 1. https://youtu.be/7-KJ3BnFsr8
- 2. <u>https://youtu.be/zSapXphjQzY</u>

E-Books/Resources:

 ISBN 978-1-4614-4274-5 (eBook) 978-1-4398-3711-5 (Ebook-PDF) 						
	Course Articulation Matrix (CAM)					
СО	PO1	PO2	PO3	PO4	PO5	
#1	3					
#2		3				
#3		2				
#4	2					

[As per Choice Based C	Inadit Vystama (CDC	C) & ODE Cahamal			
EMESTED III					
Comme Coder	$\frac{\mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D}$	Care dittan	02		
	P22MECE323	Crealts:	03		
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50		
Total Number of Teaching Hours:	40	SEE Marks:	50		
Course Le	arning Objectives	(CLOs)			
This course will enable the students to:					
1. Understand the basic concept of real time embedded system.					
2. Explain the concepts of scheduling in RTOS.					
3. Describe the concepts of Proces	ssing, I/O Resources	s, Memory.			
4. Explain the concept of Multi-re	esource Services.				
5. Explain the differences between	n hard-time and Sof	t Real-Time Service	s.		
6. Understand the basic concepts	of Embedded Syster	n Components and l	Debugging		
Components.		-			
7. Illustrate the concept Performan	nce Tuning.				
8. Design the RTOS and Reliabili	tv.				
UNIT – I 8 Hours					
Introduction to Real-Time Embedded Systems: Brief history of Real Time Systems A					
brief history of Embedded Systems	ieu systemst bilei	motory of neur m	ine bystems, m		
System Resources: Resource Analysi	s Real-Time Servi	ce Utility Schedulir	or Classes The		
Cyclic Executive Scheduler Concents	Preemptive Fixed	Priority Scheduling	Policies Real-		
Time OS		Thomy Scheduling	i olicies, iceal-		
Tort 1, 1 1 1 2 1 2 2 1 2 8					
1 ext 1: 1.1,1.2,1.3, 2.1-2.0.	d Cofo Doontront Ex	mationa			
Sen-Learning Component: Threa		incuons.	0.11		
			8 Hours		
Processing: Preemptive Fixed-Priority	Policy, Feasibility	, Rate Montonic lea	st upper bound,		
Necessary and Sufficient feasibility, D	eadline – Monotoni	c Policy, Dynamic p	riority policies.		
I/O Resources: Worst-case Execution	on time, Intermedia	ate I/O, Execution	efficiency, I/O		
Architecture.					
Memory: Physical hierarchy, Capac	ity and allocation,	Shared Memory,	ECC Memory,		
systems.					
Text 1: 3.1-3.7,4.1-4.5,5.1-5.5					
Self-Learning Component: Flas	sh file				
UNIT – III		8 H	lours		
Multi-resource Services:					
Blocking, Deadlock and livestock, Critical sections to protect shared resources, priority					
inversion.					
Soft Real-Time Services:					
Missed Deadlines, QoS, Alternative to rate monotonic policy.					
Text 1: 6.1-6.5.7.1-7.5	F				
Self-Learning Component: Mixed hard and soft real-time services					
Inix	UNIT – IV 8 Hours				
Embedded System Components:	$\Gamma - \mathbf{IV}$		8 Hours		
Embedded System Components: Firmware components RTOS system	t – IV stem software me	echanisms Softwa	8 Hours		
Blocking, Deadlock and livestock, C inversion. Soft Real-Time Services: Missed Deadlines, QoS, Alternative to Text 1: 6.1-6.5,7.1-7.5 Self-Learning Component: Mix	Critical sections to rate monotonic politiced hard and soft rea	protect shared reso icy. Il-time services	ources, priority		

Debugg	ging Components:					
Excepti	Exceptions, assert, Checking return codes, Single-step debugging, kernel scheduler traces,					
Test ac	Test access ports, Trace ports, Power-On self-test and diagnostics, External test equipment,					
Applica	tion-level debugging.					
Text I:	8.3,8.4,8.5,12.1-12.11					
Self-Le	arning Component:	Application-level debugging.		0.77		
		UNIT – V		8 Hours		
Perform	nance Tuning:					
Basic c	oncepts of drill-down t	uning, hardware – supported profili	ng and tracin	ng, Building		
perform	ance monitoring into	software, Path length, Efficiency	, and Call	frequency,		
Fundan	iental optimizations.					
High a	vailability and Reliabil	ity Design:		C.		
Reliabi	lity and Availability, S	Similarities and differences, Reliab	ility, Reliad	le software,		
Availat Design	of PTOS DIC micros	eons, Hierarchical applications for F	all-safe desig	n.		
Design	12 1 12 6 14 1 14 6	Shuroher.				
Solf_Lo	<u>13.1-13.0, 14.1-14.0</u> arning Component:	Fundamental optimizations				
Comme		i undamentar optimizations				
Course	Outcomes: On comple	tion of this course, students are able to	0:			
				Program		
			Bloom's	Outcome		
COs	Course Outcomes with	Action verbs for the Course topics	Taxonomy	Addressed		
			Level	(PO #)		
<u> </u>				with BTL		
CO1	Apply the knowledge	the I/O resources to understand the	Apply	PO1[L1]		
000	execution time, deadli	ne and architecture and memory.				
CO2	Analyze the concepts	of scheduling in RTOS.	Analyze	PO2[L2]		
CO3	Design debugging co	in the understanding the	Create	PO3[L3]		
004	Concept of critical sect	ion of shared resources.	Et			
C04	Evaluate the quality	of services of soft real time	Evaluate	PO3[L4]		
Tort D	operating system.					
Lext BOOK(S):						
India Edition 2007						
Reference Book(s):						
Kelerence Dook(s): 1 "Programming and Customizing the PIC Microcontroller" MykePredko 3 rd						
	Edition. TMH. 2008		, 1019K			
2.	"Programming for Em	bedded Systems". Dreamtech Softw	are Team. Jo	hn Wilev.		
	India Pvt. Ltd., 2008		, • •	····,		

Course Articulation Matrix

СО	PO1	PO2	PO3	PO4	PO5
#1	3				
#2		3			
#3			3		
#4			3		

	VLSI Tes	ting and Verification	n	
Course Code:		P22MECE324	Credits:	03
Teaching Hours/Weel	к (L:T:P):	3:0:0	CIE Marks:	50
Total Number of Teac	ching Hours:	40	SEE Marks:	50
	Course Lear	ning Objectives (C	LOs)	•
This course will enable	the students to:			
1. Provide the basi	ic knowledge of V	LSI Testing and Ve	rification.	
2. Provide the und	erstanding of Tes	t Generation for Cor	nbinational Logic Cir	rcuits.
3. Design a Testab	ole Combinational	Logic Circuits and	Sequential Circuits.	
4. Explain the con	cept of Verification	on Tools and Verific	ation languages.	
5. Outline the cone	cepts of waveform	n generation and test	benches.	
	UNIT	– I		8 Hours
Faults in Digital Circu	uits: Failures and	Faults, Modeling of	Faults: Stuck at Faul	ts, Bridging
Faults, Breaks and tran	sistor Stuck –On/	Open Faults in CMC	S.	
Test Generation for	Combinational I	Logic Circuits: Fau	lt Diagnosis of Digi	tal Circuits,
Test Generation Techni	iques for Combina	ational Circuits.		
Text 1:1.1, 1.2, 2.1, 2.2	2.1, 2.2.2, 2.2.3, 2	.2.4.		
Self-Learning	Temporary F	aults, FAN, Delay F	ault detection.	
Component:				
	UNIT	– II		8 Hours
Testable Combination	nal Logic Circui	it Design: The Ree	d-Muller Expansion	Technique,
Three-Level OR-AND	-OR Design, Au	tomatic Synthesis of	of Testable Logic, S	Synthesis of
Random Pattern Testab	le Combinational	Circuits, Testable P	LA Design.	
Test Generation for	Sequential Cir	cuits: Testing of	Sequential Circuits	as Iterative
Combinational Circuits	, State Table Veri	fication, Test Gener	ation Based on Circu	it Structure,
Text1:3.1,3.2,3.3,3.5,3	.7,4.1,4.2, 4.3.		<u> </u>	
Self-Learning	Testable design	of Multilevel Combi	national circuits, Pat	h delay
Component:	faults testable co	mbinational Logic I	Design, Functional Fa	ult Models.
	UNIT – III		8 Hou	rs
Design of Testable Se	quential Circuit	s: Controllability an	d Observability, Ad	Hoc Design
Rules for Improving 7	Sestability, The S	can-Path Technique	for Testable Seque	ntial Circuit
Design, Level-Sensitive	e Scan Design.	1	1	
Built-In Self-Test: To	est Pattern Gener	ration for BIST, O	utput Response Ana	lysis, BIST
Architectures.				
Text 1: 5.1, 5.2, 5.4, 5.5, 6.1, 6.2, 6.4.				
Self-Learning	Design of Diagn	osable Sequential Ci	rcuits, Random Acce	ess Scan
Component:	Technique, Cros	s Talk, Circular BIS	Т.	
UNIT – IV 8 Hours				
What is verification: What is testbench, Importance of verification, Reconvergence model,				
Human factor, What is being verified.				
Verification Tools: Linting tools, Simulators, Waveform viewers, Code coverage,				
Verification languages, Issue Tracking.				
Text 2: Chapter-1, Ch	apter-2.			
Self-Learning	Functional verif	fication approaches,	Third party model	s, Revision
	Control			

	8 Hours			
Stimulus and Respon	se: Simple Stimulus: Generating a simple waveform,	Generating a		
Complex waveform, C	Senerating Synchronised Waveforms, Aligning Wavefor	orms in Delta-		
Time, Generating Syr	nchronous Data Waveforms, Encapsulating Waveform	n Generation,		
Abstracting Wavefor	m Generation, Verifying the output: Visual I	inspection of		
Response, Producing S	Simulation Results, Minimizing Sampling, Visual	Inspection of		
Waveforms. Self chec	kingTestbenches: Input and Output Vectors, Golden	Vectors, Run-		
Time Result Verification.				
Self-Learning	Self-Learning Predicting the output: Data Formatters, Packet Processors, Complex			
Component:	Transformations.			

Cours	e Outcomes: On completion of this course, students and	e able to:	
COs	Course Outcomes with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Apply the knowledge of Digital and Analog VLSI circuits to understand the concepts of VLSI Circuit testing.	Apply	PO1 (L2)
CO2	Analyze the various concepts of test generation for combinational, sequential logic circuits and BIST.	Analyze	PO2 (L2)
CO3	Design the testable combinational, sequential logic circuits and BIST for the given specifications.	Create	PO3 (L3)
CO4	Analyze the Verification tools, Verification languages. and Stimulus and Response in verification	Analyze	PO2 (L2)
Text E	Book(s):		
1.	"Digital Circuit Testing and Testability", Parag. K	. Lala, Academic I	Press, ISBN 0-
	12-434330-9.		
2.	"Writing Test Benches: Functional Verifi JanickBergeron,2 nd edition Kluwer Academic Publish	cation of HD hers,2003, ISBN 1-	L Models", -4020-7401-8.
Refere	ence Book(s):		
1.	"Digital Systems and Testable Design", M. Abra	movici, M.A. Bre	euer and A.D.
	Friedman, Jaico Publishing House, 2002, ISBN 0-780	03-1062-4.	
2.	"Essentials of Electronic Testing for Digital, Me	mory and Mixed	-Signal VLSI
	Circuits", M.L. Bushnell and V.D. Agrawal, Kluw	var Academic Pub	lishers, ISBN
	978-0-306-470470-0.		
Web a	nd Video link(s):		
1.	VLSI Testing (<u>http://www.ee.ncu.edu.tw/~jfli/vlsi21/</u>	lecture/ch06.pdf)	
2.	NPTEL Course on Design Verification and test	of Digital VLS	I circuits, by
	DrSanthoshBiswas and DrJitendra Kuma	r Deka, II	Guhathi,
E D	https://nptel.ac.in/courses/106/103/106103116/		
E-B00	KS/ Kesources:		
1.	https://www.gettextbooks.com/isbn/9/80124343306/		
2.	https://visitesting.files.wordpress.com/2017/02/ref-for	r-unito.pdf	

СО	PO1	PO2	PO3	PO4	PO5
#1	2				
#2		2			
#3			2		
#4		2			

Course Articulation Matrix (CAM)

Open Elective

	EMB	EDDED SYSTEMS				
[As	per Choice Based	Credit System (CBCS) & C	OBE Scheme	e]		
	SEMESTER – III					
Course Code:		P22MECEO331	Credits:	03		
Teaching Hours/We	ek (L:T:P):	3:0:0	CIE Mark	is: 50		
Total Number of Tea	aching Hours:	40	SEE Mark	ks: 50		
Course Learning Ob	jectives: This cou	irse will enable the students	to:			
• Provide the knowledge about basic concepts of Embedded Systems.						
• Outline the concept	pts of typical emb	edded systems communicati	on buses.			
• Provide the know	ledge of software	hardware co–design and bas	ic programn	ning concepts.		
• Describe the conc	epts of real time o	perating system based embe	dded system	18.		
Describe some en	bedded system re	presentative models along w	vith recent tr	ends.		
				8 Hours		
Introduction to En	ibedded Systems	Embedded systems, Pro	cessor Emt	bedded into a		
System, Embedded I	Hardware Units a	ind Devices in a System,	Embedded	Software in a		
System, Examples of Circuit Design Tech	Embedded System	System Design and Prov	np (Soc) and	a Use of vLSI		
Embedded System E	formalization of S	system Design Design Proc	essons, Designations	ign Examples		
Classification of Fmb	edded Systems	kills Required for an Embed	lded System	Designer		
Text 1: 1.1-1.12	edded bystems, b	kins Required for an Embed	laca bystem	Designer.		
Self-Study	1. Analyze the	different Characteristics a	and Quality	Attributes of		
Component:	Embedded S	vstems.	ana Quanty			
r	LINIT	TT		0 11		
UNII – II 8 Hours						
Devices and Commu	inication Buses for	or Devices Networks: IO T	ypes and Ex	amples, Serial		
Communication Devi	ces, Parallel Devi	ce Ports, Sophisticated Inter	rfacing Feat	ures in Device		
Ports, Wireless Devic	ces, Timer and Co	bunting Devices, Watchdog	Timer, Rea	I Time Clock,		
Network Embedded	Systems, Serial I	Bus Communication Proto	Cols, Paralle	Bus Device		
Internet Embedded Sa	ustome Notwork P	rotocols Wireless and Moh	-A alla Au	Valiced Buses,		
Text $1 \cdot 3 \cdot 1_{-3} \cdot 1_{3}$	Stellis-Inclwolk F	fotocols, whereas and who	ne system r	10100018.		
Self-Study	1 Study of	ner system components rea	uired to des	ion embedded		
Component:	systems.	for system components req		ign embedded		
componenti	2. Study the	e working of Hydraulic a	nd Rotatory	Actuators to		
	understar	d the Operation of output d	evices.			
	UNIT – III 8 Hours					
Programming Conc	epts and Embed	ded Programming in C.C	++ and JA	VA: Software		
Programming in Ass	embly Language((ALP) and in High Level	Language '	C',C Program		
Elements: Header and Source Files and Processor Directives, Object-Oriented Programming,						
Embedded Programming in C++, Embedded Programming in Java.						
Program Modeling Concepts: Program Models, DFG models, State Machine Programming						
Model for Event-controlled Program Flow, Modeling of Multiprocessor Systems, UML						
Modeling.						
Text 1:5.1-5.2, 5.5-5.	7, 6.1-6.5					
Self-Study	1. Create a state	e diagram that shows how U	JML usage f	or designing a		
Component:	door system	(that can only be opened and	d closed).			

	2. Discuss the different languages used in embedded system design					
	and implement any one particular embedded application.					
		UNIT – IV		8 Hours		
Embe	dded/Real-Tin	e Operating System Concepts: Arc	hitecture of th	ne Kernel, Task and		
Task	Scheduler, Inte	errupt Service Routines, Semaphore	es, Mutex, N	lailboxes, Message		
Queue	es, Event Regis	ters, Pipes, Signals, Timers, Memory	^v Management	t, Priority Inversion		
Proble	em.					
Overv	view Of embe	dded/Real –Time Operating Syste	ms: Off –the	e –Shelf Operating		
Syster	ms, Embedded (Operating Systems, Real – Time Operat	ting Systems,	Handheld Operating		
Syster	ns.	0.4				
Text 2	<u>2: 7.1-7.13, 8.1-</u>		• _,•			
Self-S	tudy	1. Understand the basic of Real t	ime operating	g system using the		
Comp	ponent:	the same	<u>P9RfXBw</u> and	a present a report on		
		the same.		0.11		
		UNII - V		8 Hours		
Embe	edded Software	Development Process and Tools: In	troduction to	Embedded Software		
Devel	opment Process	and Tools, Host and Target Machines	s, Linking and	Locating Software,		
Gettin	ig Embedded So	oftware into the Target System, Issue	es in Hardward	e –Software Design		
and C	o-design.			NT		
Kepre	m ID Dhoma So	fusion defined Redie Smort Conde D	, Handheid Co	Sinputer, Navigation		
Syster Eutom	n, IF Flidlie, So	raing Tashnalogias, Emerging Applic	r Tags.			
Tovt 1	e 11enus. Eme 1. 13 1-13 5 and	$\mathbf{I}_{\text{revt}} 2 \cdot 10 1_{-10} 7 22 1_{-22} 2$	ations.			
Solf_S	1. 13.1-13.3 am	$\begin{array}{c} 1 \text{Understand and present the conce} \\ \end{array}$	ent of Embed	ded system software		
Comr	onent•	by referring the below paper: B	M Medvedev	S A Molodvakov		
comp	Jonent.	S M Ustinov and S A F	Fyndorov " F	mbedded systems		
		software: Trends in industry a	nd education	".2018 International		
		Symposium on Consumer Tech	nologies (ISC	T), 2018,pp. 66-69,		
		doi: 10.1109/ISCE.2018.8408921				
		2. Understand and present the conce	ept of software	e for Embedded		
		Systems using the below link htt	ps://youtu.be/]	IY4xrpJQwOY		
Cours	se Outcomes: C	on completion of this course, students a	are able to:			
		•	Dlaam?a	Program		
COs	Course Outo	comes with Action verbs for the	BI00III'S Toxonomy	Outcome		
COS	Course topics		I axonomy	Addressed (PO #)		
			Level	with BTL		
CO1	Apply the bas	sic knowledge of Microcontroller to		DOUTO		
	describe the	concepts of Embedded/Real Time	L2	POI[L2]		
	System design	· · · · · · · · · · · · · · · · · · ·				
002	inustrate and	Analyze different communication	15			
	network protocols and programming models for			PO4[L3]		
CO2	A nalwze	internret embedded software				
	development	process involved in designing	ТA	PO311 31 &		
	respective	Embedded System according to	L4			
	emerging tech	nology				
CO4	Design and I	Develop domain specific Embedded				
	System and E	mbedded Real Time Applications	L3,L5	PO4[L3] & PO5[L5]		
	System and Embedded Real Time Applications.					
CO4	Design and I System and Ei	Develop domain specific Embedded nbedded Real Time Applications	L3,L5	PO4[L3] & PO5[L5]		
Tort 1	Pools(a).					

P E S College of Engineering

- 1. Raj Kamal, "Embedded Systems: Architecture, Programming and Design", 3rd Edition 2017, McGraw Hill Education Publisher, ISBN (10)-9789332901490, ISBN(13)-978-9332901490.
- Dr. K.V.K.K Prasad, "Embedded/Real-Time Systems: Concepts, Design & Programming", New Edition 2003, Dreamtech Press Publisher, ISBN(10)-8177224611, ISBN(13)-978-8177224610.

Reference Book(s):

Shibu K V, "Introduction to Embedded Systems", Tata McGraw Hill Education Private Limited, 2009, ISBN (13): 978-0-07-014589-4.

Web and Video link(s):

- 1. https://nptel.ac.in/courses/108102045
- 2. https://nptel.ac.in/courses/106105193
- **E-Books/Resources:**
- 1. https://media.oiipdf.com/pdf/6dcf2173-d68a-4b39-8b7e-110374c53bd9.pdf
- 2. https://archive.org/details/K.ShibuIntroductionToEmbeddedSystemsTmh2009/page/n57/ mode/2u

Course Articulation Matrix (CAM)							
СО	PO1	PO2	PO3	PO4	PO5		
#1	3						
#2				2			
#3			2		1		
#4				2	1		

MICROCONTROLLER						
[As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER – III						
Course Code:		P22MECEO332	Credits:	03		
Teaching Hours/We	ek (L:T:P):	3:0:0	CIE Marks:	50		
Total Number of Tea	aching Hours:	40	SEE Marks:	50		
Total Number of Teaching Hours: 40 SEE Marks: 50 Course Learning Objectives: This course will enable the students to: • Provide the basic knowledge of embedded systems. • Outline the architecture of MSP430. •						
	for microcontroll UNIT – II	er.		8 Hours		
Architecture of the Constant Generator at CPU and Instruction S	MSP430 Processor and Emulated Instruction Set, Resets, Clock syster 4, 5,5,5,6,5,7,5,8	: Central Processin ons, Instruction set, em.	ng Unit, Add Examples, Re	ressing Modes, flections on the		
Self-Study Component:	 Light LED's in C Access to the n along with demon 	and Assembly Lan nicrocontroller for nstration boards.	guage. programming	and debugging		
	UNIT – III	[8 Hours		
Functions, Interrupts and Low-Power Modes: Functions and Subroutines, What happens when a Subroutine is called?, Storage for Local Variables, Passing Parameters to a Subroutine and Returning a Result, Interrupts, what happens when an interrupt is requested?, Interrupt Service Routines, Issues Associated with Interrupts, Low-Power Modes of Operation. Text 1: 6.1, 6.2, 6.3, 6.4, 6.6, 6.7, 6.8, 6.9, 6.10.Self-Study1. Study of assembly language/ c-programming tools with rupt is requested.						
Component:	 Develop and Imp with frequency of 	plement a assembly f 1Hz using softward	level program e delay and sul	to Flash LED's proutine.		

	UNIT – IV 8 Hours				
Timer Measu operat Text 1	rs: Watchdog rement of tim ion of Timer_A :8.1, 8.2, 8.3, 8	Timer, BasicTimer1, Timer_A, Measure Press and Release of button, Ou in the sampling mode, Timer_B, what 4, 8.4.1, 8.5, 8.8, 8.9, 8.10.	urement in tl tput in the (Timer where?	ne Capture Mode, Continuous Mode,	
Self-S Comp	tudy oonent:	 Study of output in the up mode- Ed Design and develop a assembly pseudorandom stream of bits using 	dge-Aligned F ly level pro g shift register	WM. gram to generate	
		UNIT – V		8 Hours	
Mixed Conve Operate Basic Text 1	I Signal Syste ersion: General tion of a switch Operation of the : 9.1, 9.2, 9.3, 9	m: Analog Input and Output: Co Issues, Analog-to-Digital Conversion ed capacitor SAR ADC. TheADC10 S e ADC10, ADC conversion Sigma-Delt .3.1, 9.4, 9.5, 9.8.	omparator_A, on: Successiv Successive-Ap a.	Analog-to-Digital re Approximation, proximation ADC,	
Self-S Comp	tudy bonent:	 Study of ADC12 Successive-Appr Examine whether direct connecti further connection of the signal analog signals to digital signals 	oximation AI on to a MSP ⁴ is required f	C. 430 is sufficient or for conversions of	
Cours	Course Outco	mes with <i>Action works</i> for the Course	Bloom's	Program	
COs	topics	omes with Action verbs for the Course	Taxonomy Level	Addressed (PO #) with BTL	
CO1	<i>Illustrate</i> an o MSP430 Micr	verview of the Embedded System and ocontroller.	L2	PO1[L2]	
CO2	<i>Analyze</i> the programs usin	architecture of MSP430 and the g various instruction sets of MSP430	L3	PO3[L3]	
CO3	<i>Interpret</i> the subroutines of	use of Interrupts and <i>Analyze</i> MSP430.	L2, L4	PO1[L2] &PO5[L4]	
CO4	Analyze built with MSP40 N	in Timers and Counters associated IC	L3	PO2[L3]	
CO5	Analyze and Comparator, A	describe the Architecture of different ADC used in MSP430	L4	PO4[L4]	
Text Book(s): "MSP430 Microcontrollers Basics", John H. Davies, Newnes (Elsevier Science), 2008, ISBN: 978-0-7506-8276-3 Performance Book(s):					
 "Getting Started with the MSP430 Launchpad", Adrian Fernandez, Dung Dang, Newnes (Elsevier Science), 2013, ISBN: 978-0-124116009 "Programmable Microcontrollers with Applications: MSP430 LaunchPad with CCS and Grace" CemUnsalan, H. DenizGurhan, McGraw Hill Publictions, 2013, ISBN: 978-0071830034. 					
Web a <u>https://</u>	and Video link(/www.youtube.	s): com/watch?v=l6M7aqN6dmo			

E-Books/Resources:

P E S College of Engineering

1. <u>https://ww</u>	<u>w.academia.edu</u>	<u>/38330666/MSI</u>	P430_Microcont	roller_Basics_Jo	hn_H_Davies
	<u>C</u>	ourse Articulat	ion Matrix (CA	<u>M)</u>	
CO	PO1	PO2	PO3	PO4	PO5
#1	3				
#2			3		
#3	2				3
#4		3			
#5				3	

	AUTOMOTIV	ELECTRONICS				
[As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER – III						
Course Code:		P22MECEO333	Credits:	0	3	
Teaching Hours/Wee	ek (L:T:P):	3:0:0	CIE Marks	: 5	0	
Total Number of Tea	aching Hours:	40	SEE Marks	: 5	0	
Course Learning Ob	jectives: This course	will enable the studer	nts to:	nd trends		
 Understand und Illustrate the y 	arious application of e	lectronics systems ar	d FCU in aut	omotive		
Describe	principles and a	pplications of s	sensors	and actuate	ors in	
automotive ele	ectronics systems.				<i><i><i></i></i></i>	
Analyze variou	us control systems and	communication prot	ocols in auto	notive.		
• Summarize the	e modern advanced tec	hnologies and trends	in automotiv	e.		
	UNIT – I			8 Hou	rs	
Electronics Fundam	entals: Semiconducto	r Devices, Diodes, F	Rectifier Circ	uit, Transis	stors,	
Integrated Circuits, D	igital Circuits, Binary	Number System, Lo	gic Circuits (Combinato	rial),	
Logic Circuits with M	lemory (Sequential). T	imer circuit, Digital	Integrated Cir	cuits.		
Text I: Chapter 2.						
Self-Study	1. Compare and	contrast different	automotive	systems	and	
Component:	components, an	nalyzing their str	rengths, we	aknesses,	and	
-	applications in va	arious vehicle types a	nd scenarios.			
	UNIT – II 8 Hours					
Basic Fundamental:	Electrical and electron	nic systems in the veh	nicle.			
Basic Principles of N	etworking: Network	topology, Network or	rganization.			
Automotive Networ	rking: Cross-system	functions, Requir	rements for	bus syst	tems,	
Classification of bus s	systems, Applications i	in the vehicle.				
The Basic of Electron	nic Engine control: N	Intivation for Electro	onic Engine C	Control, Ex	haust	
Emissions, Concept	of an Electronic H	Engine control syst	em, Definiti	on of Ei	ngine	
performance terms, El	lectronic Fuel control s	system, Idle Speed C	ontrol, Electro	onic Ignitio	on.	
Text 1: Chapter 4, and	d Text 2.			U		
Self-Study	1. Analyze a simple	e electronic engine contra and principles	ontrol system	, using con	ncept	
Component:	2 Compare and c	contrast different ty	mes of elec	tronic igr	nition	
	systems, analyz	zing their advant	ages. disad	vantages.	and	
applications in various engines and scenarios						
UNIT – III 8 Hours						
Automotive Sensor:	Airflow rate sensor	; Engine Crankshaf	t Angular P	osition Se	nsor,	
Magnetic Reluctance	Position Sensor, Hal	l effect Position Ser	nsor. Shielde	d Field Se	nsor.	
Ontical Crankshaft Position Sensor Throttle Angle Sensor (TAS) Engine Coolant						
Temperature (FCT) Sensor Knock Sensor						
Text 1. Chapter 5	ensor, index bensor.					
Automotive Actuato	rs. Flectromechanical	actuators Fluid-me	chanical actu	ators Flee	trical	
machines			channear actu	ators, Lice	uncar	
machines.						

Text 2	Text 2.					
Self-S Comp	 Illustrate and present the basic principles and applications of flex- fuel sensors in automotive. Assess the performance, reliability, and durability of different actuators in various engine applications, considering factors like fuel type, engine load, and environmental conditions. 					
	UNIT – IV 8 Hours					
Digital Powertrain Control Systems: Introduction, Digital Engine control, Control modes for fuel Control, Discrete Time Idle Speed Control, EGR Control, Variable valve timing control, Direct Fuel Injection, Flex Fuel, Electronic Ignition Control, Integrated Engine Control System, Secondary Air Management, Evaporative Emissions Canister Purge, Automatic System Adjustment, System Diagnostics. Text 1: Chapter 6. Control Units: Operating conditions, Design, Data processing, Digital modules in the Control unit, Control unit software. Text 2.						
Self-S Comp	tudy onent:	 Study and present Design procedu: Explore the various Program contr 	res of Engine c ol units availa	control system. ble in automotive.		
		UNIT – V		8 Hours		
Vehicle Communications: IVN, CAN, Local Interconnect Network, FlexRay IVN, MOSTIVN, Vehicle to Infrastructure Communication, Vehicle-to-Cellular Infrastructure,Quadrature Phase Shifter and Phase Modulation (QPSR), Short-Range WirelessCommunications, Satellite Vehicle Communication, GPS Navigation.Electronic Safety-Related Systems: Airbag Safety Device, Blind Spot Detection, AutomaticCollision Avoidance System.Autonomous Vehicles: Automatic Parallel Parking System, Autonomous Vehicle BlockDiagram.Text 1: Chapter 9, Chapter 10 and Chapter 12.Self-StudyComponent:1. Study of Electronic Control System Diagnostics.2. Explore Lane Departure Monitor and Tire Pressure Monitoring System Present a brief report on the same						
Cours	e Outcomes: O	n completion of this course, students ar	e able to:			
COs	Course Outcomes with <i>Action verbs</i> for the Course topics		Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL		
CO1	I Illustrate an overview of electronic components, automotive components, subsystems, automotive networking and basics of Electronic Engine Control in today's automotive industry.		L2	PO1[L2]		
CO2	Apply different various electric automotive system	at automotive sensors and actuators in conic control systems in designing stem.	L5	PO4[L5]		
CO3	Analyze the modules of au	principles of networking in various tomotive systems and communication	L2, L4	PO1[L2] & PO5[L4]		

	1					
	protoco	ls for interfa	acing different	electronics		
	compor	nents, systems a	nd mechanical p	arts.		
CO4	Analyz	e and interpr	et the different	automotive	т 4	PO4[L4] &
	control	systems and Sa	fety-Related Sys	tems.	L4	PO5[L4]
Text I	Book(s):	2				
1.	William	B. Ribbens, "U	Inderstanding A	utomotive El	ectronics", 81	th Edition, Elsevier
	Publishi	ng. ISBN: 9780	128104347.			
2.	Robert	Bosch Gmbh	(Ed.) "Bosch	Automotive	Electrics	and Automotive
	Electro	nics Systems	and Componer	nts, Networki	ing and Hy	brid Drive", 5th
	edition,	John Wiley& So	ons Inc., 2007. IS	SBN: 3658017	848, 9783658	017842.
Refer	ence Boo	ok(s):				
Nazan	nuz Zan	nan. "Automo	tive Electronic	s Design Fu	Indamentals'	2015. Springer
Public	ations IS	SBN: 978-3-319	0-17584-3			,, ~_ _F
1 uone	autons. n	JD 1(1)710 5 51)	17501 5.			
Web a	and Vide	o link(s):				
1. <u>htt</u>	ps://yout	u.be/BOP8qLQ	<u>zhDc.</u>			
2. <u>htt</u>	ps://yout	u.be/hs7bABM	<u>tOMI.</u>			
3. htt	ps://yout	u.be/zzpOtJA-F	R <u>qw.</u>			
E-Boo	E-Books/Resources:					
1. htt	ps://www	v.elsevier.com/ł	books/understand	ling-automotiv	ve-electronics	/ribbens/978-0-12-
81	810434-7					
2 https://www.academia.edu//27/2205/Bosch Professional Automotive Information						
Course Articulation Matrix (CAM)						
C	20	PO1	PO2	PO3	PO4	PO5
1 .						
#	#1	3				
#	#1 #2	3			2	
# #	#1 #2 #3	3			2	1

	FUTURE	TECHNOLOGY					
[As pe	er Choice Based Cred	it System (CBCS) &	COBE Scheme]				
SEMESTER – III							
Course Code:		P22MECEO334	Credits:	03			
Teaching Hours/Wee	ek (L:T:P):	3:0:0	CIE Marks:	50			
Total Number of Tea	aching Hours:	40	SEE Marks:	50			
Course Learning Ob	jectives: This course	e will enable the stud	ents:				
• Understand t technologies quantum comp	• Understand the fundamental concepts and principles underlying emerging technologies such as artificial intelligence, biotechnology, nanotechnology, and quantum computing.						
Analyse the p on employment	otential societal imp	acts of future technologies di inequality.	ologies, includi	ng their effects			
• Explore the ro	le of innovation and	entrepreneurship in	the development	nt and adoption			
of future techn	ologies.						
• Evaluate the healthcare training	implications of fut	ure technologies or ication and energy	n various indu	stries, such as			
Develop critic	cal thinking and p	roblem-solving skil	ls to anticipat	e and address			
challenges ass	ociated with the impl	ementation of future	technologies.				
	UNIT –	Ι		8 Hours			
Technology Road n	napping Maturity	Assessment: A Ca	se Study in E	Energy Sector:			
Technology Planning,	Technology Plannin	g Maturity Assessm	ent Model.	00			
Technology Roadm	ap: Smart Apart	ments: Overview,	Objective, A	BC: Company			
Background, ABC C	Competitive Strategy	v, Market Analysis	, Technology	Road mapping			
Background, Method	ology, Roadmap Ele	ements, Political, E	conomic Drive	rs, Technology			
and Product Features	, Technology and P	Product Features Ga	p Analysis, Q	uality Function			
Deployment (QFD), 1	echnology Roadmap	Timelines.					
1 ext 1:1.1,1.2, /.1-/.	10. Elevible encert l	ama dasiana Casa	atudes to desia	- fortune and ant			
Component:	home prototy	ome design: Case	study to desig	in future smart			
		T		0 11			
	UNII – I	1		8 Hours			
Technology Intellig Literature Review, M Point.	Technology Intelligence Map: Fast Charging for Electric Vehicles: Introduction, Literature Review, Methodology, XFC Forecast result, Technology Enablement Tipping Point						
Technology Intellige	ence Map: Lithium	Metal Battery: In	troduction, Lite	erature Review,			
Methodology, Results	and Discussion.						
Text 1: 13.1-13.5,15.	1-15.4.						
Self-Study	Discuss how many	y types of Electric	Vehicles are the	here and name			
Component:	them?						
UNIT – III 8 Hours							
Technology Intellige	ence Map: Twitter	and Currency: Int	roduction, Phas	se I: Finalizing			
Dataset, Phase II: Sen	timent Analysis, Pha	se III: Regression.					
Technology Intellig	gence Map: Spac	e Iourism: Intro	duction, Liter	ature Review,			
Torta Charter 16	ICIUSION.						
Lexil: Chapter 16, C	Analysia of S	naca Touriam'a Di	ago in the Su	Economy			
Component:	Patente Kov	Plavers Space Uc	atels Main Sp	ource Markets			
Component.	Challenges and	Opportunities.	sterio, ivianii SC				

	UNIT – IV 8 Hours					
Techn	ology Intellige	nce Map: Nanotubes: Introduction, Li	terature Revi	ew and Theoretical		
Backg	round, Research	n Methodology and Data Analysis, Cond	clusions.			
Techn	ology Intellig	ence Map: Autonomous Car: Int	roduction, I	Literature Review,		
Metho	dology, Factor	s That Impact Self-Driving Technolog	gy Based on	SWOT, The Case		
Study	of Google's Au	tonomous Vehicle Technology and Dise	cussion.			
Text I	<u> .11.1-11.4,12.1</u> 4 d	-12.6.	Elucrido D	oning hy Conhon		
Sell-S	udy	Nanotubes	Fluoride D	oping by Carbon		
Comp	onent.	INIT – V		8 Hours		
A St	rategy Roadm	an for Post-quantum Cryptograph	v. Introducti	on Methodology		
Marke Affilia Text 1	at and Business ated Research In	Drivers, Technology Features and Gap stitutes, European Semiconductor Vend	o Analysis, U lor, ESV's PC	Universities and the C Strategy		
Self-S	tudy	Case study of IBM's quantum com	puter and env	visioned		
Comp	onent:	applications.	-			
Cours	e Outcomes: O	n completion of this course, students ar	e able to:			
			Bloom's	Program		
COs	Course Outco	omes with Action verbs for the Course	Taxonomy Level	Outcome		
	topics			Addressed (PO #)		
<u>CO1</u>	Analyza and u	nderstand the various fundamentals of				
	fast charging t	echnologies and battery technologies	L3	POI[L3] &		
		centrologies and battery teentrologies		PO4[L3]		
CO2 Understand post-quantum cryptography standardization process, including criteria and stages L2			PO2[L2]			
	of evaluation i					
CO3	Infer the infl	uence and consequence of different				
	technological vehicles and a	developments on battery, future space utonomous vehicles.	L3	PO1[L3]		
CO4	<i>Illustrate</i> with successful te across differen	h case studies the best practices of chnology road mapping initiatives it industries	L3	PO3[L3] & PO5[L3]		
Text I	Book(s):					
3.	"Roadmappin	g Future Technologies, Products ar	nd Services"	, Tugrul U. Daim		
	Editor, Springe	r,2021.ISBN-978-3-030-50501-1 ISBN	-978-3-030-5	0502-8.		
Reference Book(s):						
5. "Technology Road mapping and Development", Olivier L. De Weck,						
Springer,2022.978- 3-030-88345-4, ISBN: 978-3-030-88346-1						
Web a	and Video link((s):				
4. <u>htt</u>	4. https://nptel.ac.in/courses/106106232					
5. <u>yo</u>	5. youtube.com/playlist?list=PLyqSpQzTE6M9spod-UH7Q69wQ3uRm5thr					
6. <u>di</u>	gimat.in/nptel/co	purses/video/113105102/L58.html.				
E-Boo	oks/Resources:					
1. http://library.lol/main/0E74B109074DE5B82F5CA12EB4A8B666						

Course Articulation Matrix (CAM)						
CO	PO1	PO2	PO3	PO4	PO5	
#1	2			1		
#2		2				
#3	2					
#4			2		1	