P.E.S. COLLEGE OF ENGINEERING, MANDYA

(AN AUTONOMOUS INSTITUTION AFFILIATED TO VTU, BELAGAVI)



MASTER OF TECHNOLOGY IN

VLSI DESIGN AND EMBEDDED SYSTEM

SCHEME AND SYLLABUS

2024-25

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

P.E.S COLLEGE OF ENGINEERING, MANDYA-571401

KARNATAKA

Vision

PESCE shall be a leading institution imparting quality engineering and management

education developing creative and socially responsible professionals.

Mission

- Provide state of the art infrastructure, motivate the faculty to be proficient in their field of Specialization and adopt best teaching-learning practices.
- Impart engineering and managerial skills through competent and committed faculty using Outcome based educational curriculum.
- Inculcate professional ethics, leadership qualities and entrepreneurial skills to meet the societal needs.
- > Promote research, product development and industry-institution interaction.

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

About the Department:

The department of Electronics and Communication Engineering was incepted in the year 1967 with an undergraduate program in Electronics and Communication Engineering. Initially program had an intake of 60 students and presently 150 students graduate every year. The long journey of 50 years has seen satisfactory contributions to the society, nation and world. The alumni of this department have strong global presence making their alma mater proud in every sector they represent.

Department has started its PG program in the year 2012 in the specialization of VLSI design and Embedded systems. Equipped with qualified and dedicated faculty department has focus on VLSI design, Embedded systems and Image processing. The quality of teaching and training has yielded high growth rate of placement at various organizations. Large number of candidates pursuing research programs (M.Sc/Ph D) is a true testimonial to the research potential of the department.

Vision

The department of E & C would endeavour to create a pool of engineers who would be **extremely competent technically, ethically strong** also fulfil their obligation in terms of **social responsibility**.

Mission

- M1: Adopt the best pedagogical methods and provide the best facility, infrastructure and an ambience conducive to imbibe technical knowledge and practicing ethics.
- M2:Group and individual exercises to inculcate habit of analytical and strategic thinking to help the students to develop creative thinking and in still team skills
- M3:MoUs and Sponsored projects with industry and R & D organizations for Collaborative learning.
- M4: Enabling and encouraging students for continuing education and moulding them for life-long learning process.

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

(A) Programme Learning Objectives (PLOs)

M.Tech in VLSI Design and Embedded system during two years term, aims to

- 1. Provide the students with strong fundamental and advanced knowledge in VLSI design and Embedded system with an emphasis to solve engineering problems.
- 2. Train the students in VLSI and Embedded system design tools and make them fit for the industries.
- 3. Inculcate in students the professional and ethical attitude, effective Communication skills, team spirit and nurture them as leaders.
- 4. Provide teaching skills and inculcate spirit of research.
- 5. Motivate to continue education leading to doctoral degree and choose research as Career option.

(B) Programme educational outcomes

The objectives aim to produce qualified Electronic Engineering Post-graduates who will:

PEO 1: Identify and apply appropriate Electronic Design Automation (EDA) to solve real world problems in VLSI and Embedded Systems domain to create innovative products and systems.

PEO 2: Develop managerial skill and apply appropriate approaches in the domains of VLSI design and Embedded Systems incorporating safety, sustainability and become a successful professional or an Entrepreneur in the domain.

PEO 3: To exhibit professional competence and leadership qualities with harmonious blend of ethics leading to an integrated personality development.

(C)Program Specific Outcomes:

PSO-1: An ability to understand the basic concepts in VLSI DESIGN AND EMBEDDED SYSTEMS and to apply them in the design and implementation of VLSI AND EMBEDDED CIRCUITS

PSO-2: An ability to solve complex problems in VLSI DESIGN AND EMBEDDED SYSTEMS, using latest hardware and software tools, along with analytical skills to arrive at appropriate solutions.

(D) Programme Outcomes (POs):

The Master of Technology Programme in Electronics and Communication Engineering [M.Tech in VLSI Design and Embedded systems] must demonstrate that its Post graduates have

PO1: Ability to solve multidisciplinary problems using VLSI circuits in multiple ways and provide optimized solutions.

PO2: Demonstrate a degree of mastery over the area of VLSI Design and Embedded Systems. The mastery should be a level higher than the requirements of the bachelor's in electronics &communication engineering program.

PO3: Ability to use techniques and modern CAD tools so as to implement them in engineering practice to develop professional skills that will prepare the students for immediate employment in the relevant branch of engineering in industry.

PO4: Acquire professional and intellectual integrity, research ethics and execute socioconcern projects related to modern VLSI and embedded systems

PO5: Write and present a substantial technical report/document in the field of VLSI design and embedded systems

	I – Semester										
	Teachin				hing Hours/V	ing Hours/Week			Examination Marks		
SI. No.	Course Type	Course Code	Course Title	Theory	Practical/ Seminar	Tutorial/ SDA	CIE	SEE	Total	Credits	
				L	Р	T/SDA					
1.	IPCC	P24MECE11	System Verilog	3	2	0	50	50	100	4	
2.	PCC	P24MECE12	Advanced Machine Learning and Deep Learning	3	0	0	50	50	100	3	
3.	PCC	P24MECE13	Digital Circuits and Logic Design	3	0	0	50	50	100	3	
4.	PEC	P24MECE14X	Professional Elective I	3	0	0 50		50	100	3	
5.	PEC	P24MECE15X	Professional Elective II	3	0	0	50	50	100	3	
6.	PCL	P24MECL16	VLSI Design Lab	0	0 1 1		50	50	100	2	
7.	NCMC	P24MRMI17	Research Methodology and IPR(Online)		Online courses(online.vtu.ac.in)			PP			
Total						300	300	600	18		

Note: PCC: Professional Core Course | IPCC-Integrated Professional Core Courses |PEC- Professional Elective Course| NCMC-Non Credit Mandatory Course | PECL -Professional Elective Lab

	Professional	Elective - I	Professional Elective - II			
Sl. No	Course Code Course Title		Sl. No	Course Code	Course Title	
1.	P24MECE141	ASIC Design	1.	P24MECE151	Advance Embedded Systems	
2.	P24MECE142	Advanced Computer Networking	2.	P24MECE152	Advanced Wireless Communication	
3.	P24MECE143	Advanced Signal Processing	3.	P24MECE153	Multimedia and Applications	
4.	P24MECE144	Power Converters	4.	P24MECE154	Process Control	

PART-A						
Academic Year: 2024-25	Sen	nester: I	Schem	ne: P24		
Course Title: SYSTEM VERII	OG					
Course Code: P24MECE11		CIE Marks: 50	CIE W	Veightage: 50%		
Teaching hours/week (L:T:P) 3	:0:2	SEE Marks:100	SEE V	Veightage:50%		
Teaching hours of Pedagogy:40		Exam Hours: 3		00		
Credits:04						
Prerequisite:						
Digital Logic Design, V	verilog	, VLSI Testing and Ver	ification			
Course learning Objectives:						
CLO1:Understand Digital Syste	m Ver	ification Using Object C	Driented M	ethods		
CLO2: Learn the System Verilo	g Lan	guage for Digital System	n Verificat	ion.		
CLO3: Create/Build Test Bench	nes for	the Design/Methodolog	y.			
CLO4: Use Constrained Random	m Tes	ts for Verification				
CLO5: Understand Concepts of	Funct	ional Coverage				
	UNIT	-1		8 Hours		
Verification Guidelines: The	e Ver	ification Process. Basi	ic Test E	Bench Functionality.		
Directed Testing, Methodolog	v Bas	sics. Constrained Rand	om Stimu	lus. Randomization.		
Functional Coverage, Test Bend	h Cor	nponents. Lavered Test	Bench.	,,		
Data Types : Built-In Data Type	es. Fix	ed and Dynamic Arrays	. Oueues.	Associative Arrays.		
Linked Lists, Array Methods, C	hoosi	ng A Storage Type, Crea	ating New	Types With type def.		
Creating User Defined Structure	es, Ty	pe Conversion, Enumera	ated Types	, Constants and		
Strings, Expression Width.		, ,	71	,		
Self-Study Content: Analyse the	Self-Study Content: Analyse the Difference between Verilog and System Verilog Data types					
Textbook Map: Chapter-1: 1.1,	1.3-1.	10 Chapter-2 : 2.1-2.9, 2	2.11,2.13-2	2.16		
Teaching Learning Process: PP	Г,					
1	UNIT	2:		8 Hours		
Procedural Statements and H	Routir	nes: Procedural Stateme	nts, Tasks	, Functions and Void		
Functions, Task and Function	Over	view, Routine Argumer	nts, Return	ning from a Routine,		
Local Data Storage, Time Value	es.	-		-		
Connecting the Test Bench	and	Design: Separating the	Test Ber	nch and Design, The		
Interface Construct, Stimulus	Timi	ng, Interface Driving a	and Sampl	ling, System Verilog		
Assertions.						
Self-Study Content: Develop a S	Syster	n Verilog Code for Cond	ditional Ci	rcuits using		
Procedural	State	nents		-		
Textbook Map: Chapter-3 :3.1-3	3.7 Cł	napter 4: 4.1-4.4, 4.9				
Teaching Learning Process: PP	Г	*				
	UNIT	3:		8 Hours		
Randomization: Introduction,	Ran	domization in System	Verilog,	Constraint Details,		
Solution Probabilities, Valid C	onstra	ints, In Line Constraint	s, Random	Number Functions,		
Common Randomization Problems, Random Control, Random Number Generators.						
Self-Study Content: Understand the basic OOPs Concepts						
Textbook Map: Chapter-6.1,6.3-6.8,6.10,6.12,6.15,6.16						
Teaching Learning Process: PPT						
	UNIT	4:		8 Hours		
Threads and Inter process Communication : Working with Threads. Disabling Threads.						
Inter Process Communication. H	Events	, Semaphores, Mailboxe	s, Buildin	g A Test Bench with		
Threads and Inter Process Com	munic	ation.	,			

Self-S	Study Content: Analyse	the usage of Inheritance	e in System Veri	ilog					
Textb	Textbook Map: Chapter-7								
Teac	Teaching Learning Process: PPT								
		UNIT 5:		8 Hours					
Funct	tional Coverage: Cover	age Types, Functional	Coverage Strate	gies, Simple Functional					
Cover	rage Example, Anatomy	of Cover Group, Trig	ggering a Cover	Group, Data Sampling,					
Cross	Coverage, Generic Co	over Groups, Coverag	ge Options, Ana	lyzing Coverage Data,					
Measu	uring Coverage Statistics	s During Simulation.							
Self-S	Study Content: Case stud	y of ALU for Functior	nal Coverage						
Teach	ing Learning Process: P	PT							
Textb	ook Map: Chapter-9								
Cour	se Outcomes: At the en	d of the course stude	nts should be ab	le to :					
CO1:	Apply the System Verile	og concepts to verify th	ne design.						
CO2:	Apply constrained rando	m tests benches using	System Verilog.						
CO3:	Appreciate Functional C	overage							
Sugge	ested Learning Resourc	ces:							
Texth	pooks:	Γ	T	1					
1.	Title	Author	Year & Edition	Publisher					
1	System Verilog for	ChrisSpear	Second	Springer Publications					
	Verification–A guide		Edition, 2010						
	to learning the								
	Testbench language								
	features	~ ~							
2	System Verilog for	Stuart Sutherland,	Second	Springer Publications					
	Design-A guide to	Simon Davidmann,	Edition, 2006						
	using system	Peter Flake							
	Verilog for Hardware								
D.C	design and modelling								
Refer	ence Books:			a :					
1.	System verilog	Stuart Sutherland	2nd edition,	Springer					
2	Functional Variation	Viiona Dachanan	2006	Publications					
Ζ.	Again Verilog	vijaya Kagnavan	2014	Springer					
XXZ-L				Publications					
1 http	inks and video Lectur	es (e-resources)	velice-DL aDfWw						
	s.//www.youtube.com/w		gallsi-rigri w v	vayubvOL920Qolji v III					
UMIT	SHUJIJE								
Activ	- Deced Learning (Sue	gostad Activity in Cl	ag)/Dractical D	and Looming					
(Eva	e Daseu Learning (Sug mnla)	gesteu Activity III Ch	ass)/ Tractical D	aseu Learning					
(L Aa 1	Flip Class								
1.	Seminar/ noster Preser	ntation							
$\begin{vmatrix} 2 \\ 3 \end{vmatrix}$	Individual Role nlav/T	eam Demonstration / C	ollaborative Act	ivity					
$\begin{bmatrix} J.\\ \Delta \end{bmatrix}$	Case study								
5	Learn by Doing								
5.	5. Learn by Doing								

PART-B						
Academic year:2024-25 Semester: I			Scheme:P24			
Course Title: SYSTEM VERILOG						
Course Code: P24MECE11	CIE Marks: 50		CIE Weigh	tage: 50		
Teaching hours/week (L:T:P)3:0:2	SEE Marks:100		SEE Weigh	ntage:50		
Teaching hours of Pedagogy:40	Exam Hours: 3					
Credits: 04						
Name of the Course Coordinator: [t	e cours	se]				
Course Outcomes:		Ex	spected	Program		
		Bloo	m's Level	Outcomes		
CO1: Apply the System Verilog conc	epts to verify the	L	.2, L3	PO1, PO3, PO4,		
design.				PO5		
CO2: Apply constrained random tests benches using			L3,L4	PO1, PO4, PO5		
System Verilog.						
CO3: Appreciate Functional Coverage.			212	$\mathbf{DO1} \mathbf{DO4}$		

COURSE ARTICUALTION MATRIX									
	PO1	PO2	PO3	PO4	PO5	PSO1	PSO2		
CO1	3		1	1	2				
CO2	2			1	2				
CO3	2			1					

	PRACTICAL COMPONENT OF IPCC						
	Using simulation software Vivado						
1.	Develop a System Verilog code to simulate and verify the operation of a tri state						
	buffer.						
2.	Using function facilities of SystemVerilog develop a code forgiven						
	arithmetic/logical operation and verify its operation through its test bench						
	simulation.						
3.	Using task facility of System Verilog develop a code to synthesize given logical						
	functionality, verify its operation through test bench and also comment on						
	synthesizability with respect to return type.						
4.	Using class data types in System Verilog develop a code for control register with						
	given specifications and simulate its operation.						
5.	Develop a System Verilog code to illustrate the concept of threads and fork.						
6.	Develop a System Verilog code to create semaphores for controlling the register						
	access.						
7.	Using randomization facility in System Verilog develop a test bench to verify the						
	operation of a given logic design.						
8.	Using Enumerated type facility in System Verilog develop a code to simulate the						
	operation of a traffic control state machine.						

	PART-A						
Academic Year: 2024-25	Semester: I	Scheme: P24					
Course Title: ADVANCED MACHINE LEARNING AND DEEP LEARNING							
Course Code: P24MECE12	CIE Marks:50	CIE Weightage: 50%					
Teaching hours/week (L:T:P): 3:0:0	SEE Marks:100	SEE Weightage: 50%					
Teaching hours of Pedagogy: 40 hrs	Exam Hours: 03(Theorem	ry)					
Credits: 03	· · · · ·						
Prerequisite:							
Basic operating understanding of calcu	llus, matrices and Pytho	on programming. And provide					
extensive mathematical background, in	n linear algebra may also	o be helpful in navigating					
certain sections of mathematical expos	ition. Knowledge of ne	ural network architecture and					
design.							
Course Learning Objectives:							
CLO1: To understand the fundamental	concepts of machine le	earning and its applications.					
CLO2: To master the concepts of class	ification and clustering t	echniques.					
CLO3: To develop a deep understandin	ig of convolutional neur	al networks (CNNs) and their					
architecture.							
CLO4: To apply deep learning techniq	ues to large-scaled at a	sets and real-world problems.					
		8 Hours					
The Neural Network: Building In	telligent Machines, Li	mits of Iraditional Computer					
Programs, Mechanics of Machine L	earning, Neuron, Expl	ressing Linear Perceptron's as					
Tanh and Pal II Neurona Soft may O	orks, Linear Neurons a	ind Their Linntations, Sigmoid,					
Training Food Forward Noural No	tworks: East Food Pro	blom Gradiant Dascant Dalta					
Rule and Learning Rates Gradient	Descent with Sigmoid	al Neurons Back propagation					
Algorithm Stochastic and Mini batch	Gradient Descent Test	Sets Validation Sets and Over					
fitting Preventing Over fitting in Deer	Neural Networks	Sets, Vandation Sets, and Over					
RBT Levels: 1.2, 1.3							
Self-Study Content: 1. Study the basic	intuition for machine le	arning.					
2. Discuss the bas	ic structure of a neuron.	how feed-forward neural					
networks works	5.	,					
Textbook 1 Map: 1.1 to 1.10 and 2.1 to	0 2.8						
Teaching Learning Process: Power poi	int presentation with der	monstration (MAT LAB or					
Python) or any violable tool.	1	× ·					
UN	NIT 2:	8 Hours					
Beyond Gradient Descent: Challeng	ges with Gradient Desc	ent, Local Minima in the Error					
Surfaces of Deep Networks, Model Id	lentifiability, Flat Regi	ons in the Error Surface, When					
the Gradient Points in the Wrong Dire	ection, Momentum-Bas	ed Optimization, Brief View of					
Second-Order Methods, Learning R	ate Adaptation, AdaC	Grad—Accumulating Historical					
Gradients, RMSProp-Exponentially Weighted Moving Average of Gradients, Adam-							
Combining Momentum and RMSProp, Philosophy Behind Optimizer Selection.							
RBT Levels: L3							
Self-Study Content: 1. Identify the challenges that arise when trying to train deep networks							
with complex of	error surfaces.						
2.Understand how	momentum can be use	d to overcome ill-conditioning.					
Textbook 1 Map: 4.1 to 1.10	• • • • • •						
Leaching Learning Process: Power no	ant presentation with de	emonstration (MAT LAB or					

	UNIT 3:		8 Hours			
Convolutional Neural	Convolutional Neural Networks: The operation, Pooling, Convolution and Pooling as an					
infinitely strong prior, V	ariants of the basic f	unctions, efficient a	lgorithms, Random or			
Unsupervised Features,	Neuro scientific Basi	is for Convolutional	Networks.			
RBT Levels: L3						
Self-Study Content: 1. I	dentify the application	ons of convolution n	eural networks.			
2. I	Develop a python cod	le for Efficient Conv	volution Algorithms.			
Textbook 2 Map:9.1 to 9	9.5, 9.8 to 9.10					
Teaching Learning Proc	ess: Power point pres	sentation with case s	studies and/or demonstration			
(MAT LAB or Python)	or any violable tool.					
	UNIT 4:		8 Hours			
Neural Networks: RN	NN, Bidirectional R	RNN, Encoder-Dec	oder Sequence to sequence			
architecture, Deep recu	rrent Networks, Rec	ursive Neural Netw	vorks, The Long Short Term			
Memory and other Gate	d Optimization for L	ong Term Depender	ncies.			
RBT Levels: L3	-					
Self-Study Content: 1.U	nderstand the concept	ot of multi-layer net	works of Recurrent Neural			
N	letworks.					
2.1	Identify the different	Long Short Term M	Iemory and other Gated			
	RNNs.					
Textbook 2 Map: 10.2 to	o 10.6, 10.10 to 10.1	1				
Teaching Learning Proc	ess: Power point pres	sentation and guest I	lecture.			
	UNIT 5:		8 Hours			
Applications: Large-Sc	ale Deep Learning, C	Computer Vision, Sp	beech Recognition, Natural			
Language Processing, O	ther Applications.					
RBT Levels: L3,L4						
Self-Study Content: 1. Discuss how to use deep learning to solve applications in computer						
V	ision, speech recogn	ition, natural langua	ge processing, and other			
	application areas of c	commercial interest				
Textbook 2 Map: 12.1 to	o 12.5					
Teaching Learning Proc	ess: Power point pre	esentation and semin	ar.			
Course Outcomes: At	the end of the cours	e students should b	e able to :			
CO1: Illustrate the prin	nciples and mechanis	m of working of ne	ural networks.			
CO2: Analyze the effec	tiveness of neural ne	tworks and their arc	hitectures in solving a			
problems.						
CO3: Develop a neural	network/machine lea	rning model to solve	e given problem.			
Suggested Learning Re	esources:					
Textbooks:						
1. Title	Author	Year & Edition	Publisher			
1 Fundamentals of	Nikhil Budama	2017, 1 st Edition	O'Reilly Media, Inc, USA			
Deep Learning			ISBN-10 9781491925614			
			ISBN-13978-1491925614			
2 Deep Learning	Goodfellow,	2018	The MIT Press,2016,800			
	Bengio and		pp,ISBN:0262035618			
	Courville					
Reference Books:						
1. Neural Networks	CharuAggarwal	2018				
and Deep Learning						
· · · · ·						

2.	Hands-on Deep	Sudharsan,	2019	
	Learning	Ravichandran		
	Algorithms with			
	Python			

Web links and Video Lectures (e-resources)

1. https://nptel.ac.in/

Active Based Learning (Suggested Activity in Class)/ Practical Based Learning (Example)

- 1. Flip Class
- 2. Seminar/ poster Presentation
- 3. Individual Role play/Team Demonstration/ Collaborative Activity
- 4. Case study
- 5. Learn by Doing

PART-B						
Academic year:2024-25	Scheme:P24					
Course Title: ADVANCED MACHIN	IE LEARNING AN	D DEEP LEARNI	NG			
Course Code: P24MECE12	CIE Marks:50	CIE Weightag	ge: 50%			
Teaching hours/week (L:T:P): 3:0:0	SEE Marks:100	SEE Weightag	ge: 50%			
Teaching hours of Pedagogy: 40 hrs	Exam Hours: 03(Th	eory)				
Credits: 03						
Course Outcomes	5	Expected	Program			
		Bloom's Level	Outcomes			
CO1: Illustrate the principles and me	chanism of	L2	PO1			
working of neural networks.						
CO2: Analyze the effectiveness of ne	ural networks and	L3	PO2			
their architectures in solving problems						
CO3: Develop a neural network/mach	nine learning model	L5	PO3			
to solve given problem.						

COURSE ARTICUALTION MATRIX									
	PO1	PO2	PO3	PO4	PO5	PSO1	PSO2		
CO1	3					3			
CO2		2					2		
CO3			2				2		

	PART-A		
Academic Year: 2024-25	Semester: I	Scheme: P24	
Course Title: DIGITAL CIRCUITS A	ND LOGIC DESIGN	Ī	
Course Code: P24MECE13	CIE Marks:50	CIE Weightage:509	%
Teaching hours/week (L:T:P:): 3:0:0	SEE Marks:100	SEE Weightage:50	%
Teaching hours of Pedagogy:40	Exam Hours: 03	•	
Credits:03			
Prerequisite:			
Electric Circuits, Microelectronics, Dig	ital Systems.		
Course learning Objectives:			
CLO1: Understand the concepts of seque	ential machines.		
CLO2: Apply fault detection experiment	ts to sequential circuits		
CLO3: Analyze the faults in the design	of circuits.		
CLO4: Design Sequential Machines/Cire	cuits		
UN	IT -1		8 Hours
Threshold Logic: Introductory Concept	s, Synthesis of Thresh	old Networks	
Capabilities, Minimization, and Tran	sformation of Seque	ntial Machines: The	Finite-
State Model, Further Definitions, Capab	oilities		
Self-Study Content: State equivalence a	nd machine minimiza	tion	
Textbook Map 1: 7.1,7.2 10.1,10.2			
Teaching Learning Process: Poster presentation/Quiz/Seminar/Team demonstration			
UNIT 2: 8 Hours			
Testing of Combinational Circuits: Fa	ault models, Structura	l testing, I _{DDQ} testing	, Delay
fault testing, Synthesis for testing, Testi	ng for nanotechnologi	les.	
Self-Study Content: Fault Diagnosis of	Digital Circuits		
Textbook Map 1: 8.1, 8.2, 8.3, 8.4, 8.5,	8.6		
Teaching Learning Process: Flip class/Q	Quiz/Seminar/Team de	emonstration	1
UN	IT 3:		8 Hours
Introduction to Synchronous Sequent	tial circuits and itera	tive networks: Sequ	ential
circuits-introductory example, The finit	e- state model-basic d	efinitions, Memory e	lements
and their excitation functions, Synthesis	s of synchronous seque	ential circuits, An exa	ample of a
computing machine			
Self-Study Content: Iterative Networks			
Textbook Map 1: 9.1, 9.2, 9.3, 9.4, 9.5	· · · · · ·		•.•
Teaching Learning Process: Quiz/Semin	har/Team demonstration	on/One minute paper	writing
UN	<u>IT 4:</u>	1 0	8 Hours
Structure of Sequential Machines:	Introductory Examp	ole, State Assignme	nts Using
Partitions, The Lattice of closed Partit	tions, Reductions of	the Output Depende	ncy, Input
Independence and Autonomous Clocks, Covers and Generation of closed Partitions by state			
Splitting, information Flow in Sequent	lai Machines, decomp	ositions, Synthesis o	or multiple
Machines.			
Taythook Map 1: 12 1 12 2 12 2 12 4 1	(101))	
Teaching Learning Process: One minute	2.3, 12.0, 12.7, 12.8, 12.5	7 Sominor/Toom domos	natration
reaching Learning Process: One minute	e paper writing/ Quiz/	Semimar/ Team demoi	
UN Foulta in Digital Cinquitar Failure	II 5: I foulto Madalling C	foulto Ctual A + E 1	o Hours
Faults in Digital Circuits: Failures and	i faults, wodelling of	iauits, Stuck-At-Faul	ls,

Bridging faults, Breaks and Transistor Stuck-On/-Open faults in CMOS, Delay faults. **Test Generation for Sequential Circuits:** Testing of Sequential Circuits as Iterative Combinational Circuits, State Table Verification, Test Generation Based on Circuit Structure, Functional Fault Models

Self-Study Content: Test Generation Based on Functional Fault Models

Teaching Learning Process: Think pair share/One minute paper writing/ Quiz/Seminar

Textbook Map 2: 1.1, 1.2, 1.2.1, 1.2.2, 1.2.3, 1.2.4, 1.3, 4.1, 4.2, 4.3, 4.4.

Course Outcomes: At the end of the course students should be able to :

CO1: Apply electronics circuit knowledge to understand digital circuits.

CO2: Analyze digital circuits for faults using various methods.

CO3: Design the fault detection circuit for synchronous sequential circuits.

CO4:Simulate fault models with available tools.

Suggested Learning Resources:

Textbooks:

10			-				
1.	Title	Author	Year & Edition	Publisher			
1	'Switching and Finite	ZviKohavi		ISBN:978_0_07_099387_7			
	Automata Theory'			2ndEdition ,2008.			
2	'Digital Circuit	Parag K Lala		Academic Press			
	Testing and						
	Testability'						
Re	ference Books:						
1.	Digital Circuits and	Parag K Lala	PrenticeHallInc.1				
	logic Design', Charles		985.				
	RothJr						
2.	'Introductory Theory	E.V.Krishnamu	1983	Macmillan PressLtd			
	of Computer'	rthy					
3	Fault Tolerant and	Parag K Lala	1985.	Prentice HallInc.			
	Fault Testable						
	Hardware Design'						
4	Theory of computer	Mishra &	2ndEdition, PHI,				
	science–Automata,	Chandrasekara	2004.				
	Languages and	n,					
	Computation						
W	eb links and Video Lect	ures (e-resource	s)				
1.1	https://nptel.ac.in/						
Ac	Active Based Learning (Suggested Activity in Class)/Practical Based Learning						
(E	xample)						
	1. Flip Class						
	2. Seminar/ poster Pres	sentation					
	3. Individual Role play	/Team Demonstra	ation/ Collaborative	Activity			
	A Case study						

4. Case study

5. Learn by Doing

PART-B				
Academic year:2024-25	Semester: I	Scheme:P24		
Course Title: DIGITAL CIRCUITS A	ND LOGIC DESIG	N		
Course Code: P24MECE13	CIE Marks:50	CIE Weightage:5	0%	
Teaching hours/week (L:T:P:): 3:0:0	SEE Marks:100	SEE Weightage:5	50%	
Teaching hours of Pedagogy:40	Exam Hours: 03(T	heory)		
Credits: 03				
Name of the Course Coordinator: [tea	am designing the co	ourse]		
Course Outcomes		Expected	Program	
Course Outcomes		Expected Bloom's Level	Program Outcomes	
Course Outcomes CO1: Apply knowledge of electronics circui	t to understand the	Expected Bloom's Level L1	Program Outcomes PO1	
Course Outcomes CO1: Apply knowledge of electronics circui concepts of digital circuits.	t to understand the	Expected Bloom's Level L1	Program Outcomes PO1	
Course Outcomes CO1: Apply knowledge of electronics circui concepts of digital circuits. CO2: Analyse the faults in the digital c	t to understand the ircuits using	Expected Bloom's Level L1 L2	Program Outcomes PO1 PO2	
Course Outcomes CO1: Apply knowledge of electronics circui concepts of digital circuits. CO2: Analyse the faults in the digital circuits various methods.	t to understand the ircuits using	Expected Bloom's Level L1 L2	Program Outcomes PO1 PO2	
Course Outcomes CO1: Apply knowledge of electronics circui concepts of digital circuits. CO2: Analyse the faults in the digital c various methods. CO3: Design the fault detection circuit	t to understand the ircuits using for synchronous	Expected Bloom's Level L1 L2 L5	Program Outcomes PO1 PO2 PO2	
Course Outcomes CO1: Apply knowledge of electronics circuit concepts of digital circuits. CO2: Analyse the faults in the digital c various methods. CO3: Design the fault detection circuit sequential circuits.	t to understand the ircuits using for synchronous	Expected Bloom's Level L1 L2 L5	Program Outcomes PO1 PO2 PO2	

COURSE ARTICUALTION MATRIX							
PO1 PO2 PO3 PO4 PO5 PS01 PSO2							
CO1	3						3
CO2		3					3
CO3		2				2	
CO4			2				

PROFESSION	AL ELECTIVE I		
PAI	RT A		
Academic Year: 2024-25	Semester: I	Scheme: P24	
Course Title: ASIC DESIGN			
Course Code: P24MECE141	CIE Marks:50	CIE Weightage:50%	
Teaching hours/week (L:T:P): 3 : 0 : 0	SEE Marks:100	SEE Weightage:50%	
Teaching hours of Pedagogy: 40	Exam Hours: 3Hrs		
Credits: 03			
Prerequisite:			
Basic Semiconductor Concepts.			
• Digital Logic Design.			
HDL (Hardware Description Language	2).		
• EDA Tools (Electronic Design Automa	ation).		
• Simulation and Verification.	,		
Course learning Objectives:			
CLO1: To learn ASIC methodologies and pros	grammable logic cells	to implement a function	
on IC.	0	1	
CLO2: To analyze back-end physical design flo	ow, including partition	ing, floor-planning,	
placement, and routing.	• •		
CLO3: To Gain sufficient theoretical knowled	ge for carrying out FP	GA and ASIC designs	
UNIT -1		8 Hours	
Introduction to ASICs: Full custom, Sen	ni-custom and Progra	ammable ASICs, ASIC	
Design flow, ASIC cell libraries. CMOS Log	ic: Data path Logic Ce	ells: Data Path Elements,	
Adders: Carry skip, Carry bypass, Carry sav	ve, Carry select, Con-	ditional sum, Multiplier	
(Booth encoding), Data path Operators, I/O ce	lls, Cell Compilers.		
Self-Study Content: Case Study, Carry out the	survey on ASIC ICs v	which are used in	
industries.			
Textbook Map: Text 1: 1.1.1,1.1.2,1.1.7, 1.2,1	.5,2.6(2.6.1,2.6.2,6.2.3	3,2.6.4,2.6.6),2.8.	
Teaching Learning Process: Flip Class			
UNIT 2:		8 Hours	
ASIC Library Design: Logical effort: Predict	ing Delay, Logical are	ea and logical efficiency,	
Logical paths, Multi-stage cells, Optimum dela	ay and number of stage	es, library cell design.	
Programmable ASIC Logic Cells: MUX as I	Boolean function gene	rators, ActedACT:ACT1,	
ACT2andACT3 Logic Modules, Xilinx LCA:	XC3000 CLB, Altera	FLEX and MAX,	
Programmable ASIC I/O Cells: Xilinx and Alt	era I/OBlock.		
Self-Study Content: Other Data path Operators	s, Library Architecture	e, Gate array Design.	
Textbook Map:3.3,3.4,5.1(5.1.3,5.1.4),5.2.1,5.	3,5.4,6.7		
Teaching Learning Process: Seminar		0.11	
	1 1 1 1 701	8 Hours	
Low-level design entry: Schematic entry: Hie	Entranchical design, The	cell library, Names,	
Schematic Icons & Symbols, Nets, Schematic	Entry for ASICs, Con	nections, vectored	
instances & buses, Edit in place, attributes, Netlist screener.			
ASIC Construction: Physical Design, CAD Tools, System partitioning, Estimating ASIC			
size. Farmoning: Goals and objectives, Constructive Partitioning, Iterative Partitioning			
Self-Study Content: Schematic Entry tools or	d Back annotation		
Taythook Man: Tayt 1: 0 1(0 1 1 to 0 1 11) 15	$\frac{10}{5} \frac{1}{15} \frac{1}{2} \frac{1}{15} \frac{1}{2} \frac{1}{15} 1$	1 (1571 1572 1574	
15.7.5,15.7.7)	.1,13.2,13.3,13.4,13.7	(13.7.1,13.7.3,13.7.4,	

Teaching Learning Process: Semi	nar		
UNIT	· 4:	8 Hours	
Floor planning and placement:	Goals and objectives, I	Measurement of de	lay in Floor
planning, Floor planning tools, Ch	nannel definition, I/O a	and Power planning	g and Clock
planning.			
Placement: Goals and Objectives	, Min-cut Placement a	lgorithm, Iterative	Placement
Improvement, Time driven placen	nent methods, Physica	l Design Flow.	
Self-Study Content: Introduction	to Synthesis and Simu	$\frac{1}{(2,0,1)}$	
Textbook Map: Text 1: 16.1,16.2.	$\frac{2,16.2.16.2.4,16.2.6,10}{n}$	6.2.8,16.3	
i Teaching Learning Process: Pape		Q Lours	
Routing: Global Routing - Goals	s. and objectives Glob	al Routing Method	ls Global routing
between blocks Back-annotation	Detailed Routing - G	oals and objectives	Measurement of
Channel Density, Left-Edge Al	gorithm. Area-Routi	ng Algorithms. M	ultilevel routing.
Timing –Driven detailed routing,	Final routing steps, Sr	becial Routing, Circ	cuit extraction and
DRC.			
Self-Study Content: Partitioning r	nethods, Global Routin	ng, Detail Routing,	Special Routing.
Textbook Map: Text1: 17.1(17.1.	1,17.1.3,17.1.4,17.1.7)), 17.2(17.2.1,17.2.2	2,17.2.4, 17.2.6,
17.2.7, 17.2.8, 17.2.9) 17.3, 17.4			
Teaching Learning Process: Paper	Presentation		
Course Outcomes: At the end of	the course students	should be able to :	
CO1: Describe the concepts of AS	IC design methodolog	y, data path element	ts, logical effort.
CO2: Analyze the design of ASIC	s suitable for specific	tasks, perform desi	gn entry and
Explain the physical design	now.	and compute optim	um noth dolow
CO4:Create floor plan including r	artition and routing w	ith the use of CAD	algorithms
Suggested Learning Resources:	and routing w		ugonunns
Textbooks:			
1. Title	Author	Year & Edition	Publisher
1 "Application - Specific	M.J.S .Smith	1 st Edition,	Pearson
Integrated Circuits"		2003.ISBN-	Education
		13: 978-	
		8177584080.	
Reference Books:			
1. "CMOS VLSI Design: A	Neil H.E. Weste,	3 rd edition, 2011	Addison Wesley/
Circuits and Systems	David Harris, and		Pearson
Perspective"	Ayan Banerjee	ICDN: 079 1	education
2. "VLSI Design: A Prostical Cuida for	Vikram Arkaigud	ISBN: 978-1-	Springer
Fractical Guide for	Chandrasetty	4014-1119-	
Implementations"		2.2011	
3. "An ASIC Low Power	RakeshChadha Bha	ISBN:978-	Springer
Primer"	skerJ.	14614-4270-7.	~pinger
4. "Digital Design	PeterJ.Ashenden	1 st Edition	Kindle Edition
(Verilog):An Embedded			
Systems Approach Using			
Verilog"			

Web links and Video Lectures (e-resources)

Active Based Learning (Suggested Activity in Class)/ Practical Based Learning (Example)

- 1. Flip Class
- 2. Seminar/ poster Presentation
- 3. Individual Role play/Team Demonstration/ Collaborative Activity
- 4. Case study
- 5. Learn by Doing

	PART-B				
Academic year:2024-25	Semester: I	Scheme:P24			
Course Title: ASIC DESIGN		·			
Course Code: P24MECE141	CIE Marks:50	CIE Weightag	e:50%		
Teaching hours/week (L:T:P): 3 : 0 : 0	SEE Marks:100	SEE Weightag	ge:50%		
Teaching hours of Pedagogy: 40	Exam Hours: 3H	rs			
Credits: 03					
Name of the Course Coordinator: [tea	m designing the o	course]			
Course Outcomes		Expected	Program		
		Bloom's Level	Outcomes		
CO1: Describe the concepts of ASIC desig	n methodology,	L1	PO1		
data path elements, logical effort.					
1 , 6					
CO2: Analyze the design of ASICs suitable	e for specific	L2	PO2,3		
CO2: Analyze the design of ASICs suitable tasks, perform design entry and Explain the	e for specific e physical design	L2	PO2,3		
CO2: Analyze the design of ASICs suitable tasks, perform design entry and Explain the flow.	e for specific e physical design	L2	PO2,3		
CO2: Analyze the design of ASICs suitable tasks, perform design entry and Explain the flow.CO3: Design data path elements for ASIC	e for specific e physical design cell libraries	L2 L5	PO2,3 PO3		
 CO2: Analyze the design of ASICs suitable tasks, perform design entry and Explain the flow. CO3: Design data path elements for ASIC and compute optimum path delay. 	e for specific e physical design cell libraries	L2 L5	PO2,3 PO3		
 CO2: Analyze the design of ASICs suitable tasks, perform design entry and Explain the flow. CO3: Design data path elements for ASIC and compute optimum path delay. CO4: Create floor plan including partition 	e for specific e physical design cell libraries and routing	L2 L5 L5	PO2,3 PO3 PO4		
 CO2: Analyze the design of ASICs suitable tasks, perform design entry and Explain the flow. CO3: Design data path elements for ASIC and compute optimum path delay. CO4: Create floor plan including partition with the use of CAD algorithms. 	e for specific e physical design cell libraries and routing	L2 L5 L5	PO2,3 PO3 PO4		
 CO2: Analyze the design of ASICs suitable tasks, perform design entry and Explain the flow. CO3: Design data path elements for ASIC and compute optimum path delay. CO4: Create floor plan including partition with the use of CAD algorithms. CO5: Design CAD algorithms and explain 	e for specific e physical design cell libraries and routing	L2 L5 L5 L5	PO2,3 PO3 PO4 PO3,4		

COURSE ARTICUALTION MATRIX							
	PO1	PO2	PO3	PO4	PO5	PSO1	PSO2
CO1	2					2	
CO2		2	2				
CO3			3				
CO4			3				1
CO5			2	2			

PROFESSIONAL ELECTIVE 1					
PART-A					
Academic Year: 2024-25	Semester: I	Scheme: P	24		
Course Title: ADVANCED COMPUT	TER NETWORKING	1			
Course Code: P24MECE142	CIE Marks:50	CIE Weigh	ntage:50%		
Teaching hours/week (L:T:P) 3:0:0	SEE Marks:100	SEE Weig	htage:50%		
Teaching hours of Pedagogy: 40	Exam Hours: 3				
Credits: 03					
Prerequisite:					
A secure Internet connection from the	Internet Service Provider	(ISP), A rou	ter with a high-		
speed Internet connection, A modem, F	rirewall capabilities, One	or more swi	tches (allows		
computers to link to one another over a	n internal network), Phor	ne line/cable	fiber optic		
linking (wired or wireless)					
Course learning Objectives:	1				
CLO1: This course focuses on advanced	I networking concepts for	r next genera	ation network		
architecture and design			1		
CLO2: It covers SDN and virtualization	for designing next gener	ation netwo	rks		
			8 Hours		
MEDIUM ACCESS CONTROL SU	B LAYER: Wireless	LANS, Broa	adband Wireless,		
Bluetooth, RFID.			. 1 . 1 . 1		
THE NETWORK LAYER: Network	Layer Design Issues, Co	ngestion Co	ntrol Algorithms,		
Quality of Service, The Network Layer	in the Internet.	- 4 1 ¹	- 1 Tu (
Self-Study Content: Technical termino.	logy used in Computer N	etworking ai	nd Internet		
Working.	16 1751 52 51 56	$\frac{2}{2}$ to 5 6 0)			
$(\mathbf{PRT I evolution 11 \ \ } 1 \ \ \mathbf{k} \ \mathbf{L} \ 2)$	4.0, 4.7, 5.1, 5.5, 5.4, 5.0	.5 10 5.0.9)			
(KB1 Levels, L1 & L2)					
I reaching Learning Flocess. The Class	· · · ·		8 Hours		
THE APPI ICATION I AVER. The	Domain Name System	Flectronic	Mail The World		
Wide Web	Domain Name System,	Electronic	viaii, The world		
Self-Study Content: Recent concepts of	f Application Laver				
Textbook Man: (Text Book 1: 7.1.7.2	7 3) (RRT Levels: I 1 & 1	(2)			
Teaching Learning Process: Seminar/	noster Presentation	L2)			
Init			8 Hours		
SOFTWARE DEFINED NETWORK	(SDN): Evolution of S	witches and	Control Planes		
Cost SDN Implications for Research a	nd Innovation	witches and	i control i lanes,		
GENESIS OF SDN [•] The Evolution	of Networking Techno	ology Forer	unners of SDN		
Software	of fictworking feeling				
Defined Networking is Born Sustaining SDN Interoperability Open Source Contributions					
Network Virtualization					
HOW SDN WORKS: Fundamental Characteristics of SDN, SDN Operation, SDN Devices					
SDN SDN WORRD. Fundamental Characteristics of SDN, SDN Operation, SDN Devices,					
Controller, SDN Applications, Alternate SDN Methods					
Self-Study Content: Important compon	ents of SDN controllers				
Textbook Map: (Text Book 2: 2.1.	2.2, 2.3, 3.1, 3.2, 3.4	, 3.5, 3.6.	3.7, 4.1 to 4.6)		
(RBT Levels: L1 & L2)	, , , , - ,	. , 7	,		

Tea	ching Learning Process:	Individual Role	play/Team Demo	onstration/ Collaborative		
Acti	Vity			9 Hours		
TII	CODENIELOW SDECIEIC	UNIT 4:	v Overview Onen	8 Hours		
I III Baci	COPENFLOW SPECIFIC	$\begin{array}{c} \text{ATION. Open Flow} \\ 1 1 1 2 1 3 1 4 \end{array}$	1.5 Improving On	en Flow Interoperability		
Onti	ical Transport Protocol Ext	-1.1, 1.2, 1.3, 1.4,	1.5, improving Op	en riow interoperatinty,		
Self	-Study Content: Differenti	ate between SDN a	nd open flow			
Tex	thook Man'(Text Book' 2.0	Thapter 5) (RBT Le	evels: L1& L2)			
Tea	ching Learning Process: C	ase study	(Vel3: L1& L2)			
104		UNIT 5:		8 Hours		
NET	WORK FUNCTIONS V	IRTUALIZATION:	Definition of NF	V. Virtualize. Standards.		
OPN	NFV.			· , ·		
Lea	ding NFV Vendors, SDN V	/s NFV, In-Line Ne	etwork Functions.			
SDN	N OPEN SOURCE: SDI	N Open Source I	Landscape, The C	DpenFlow Open Source		
Env	ironment, Profiles of SI	ON Open Source	Users, OpenFlow	Source Code, Switch		
Imp	lementations, Controller In	nplementations, SD	N Applications, O	rchestration and Network		
Virt	ualization, Simulation, T	esting and Tools,	Open Source Clo	oud Software, Example:		
App	lying SDN Open Source.					
Self	-Study Content: Recent up	dates & study on p	hysical component	s of Computer network		
Tea	ching Learning Process: L	earn by Doing	<u> </u>			
Tex	tbook Map:(Text Book 2:	10.1-10.7 & 13.1, 1	<u>3.2, 13.5 - 13.13) (1</u>	RBT Levels: L1 & L2)		
Cou	rse Outcomes: At the end	1 of the course stu	dents should be an	ole to :		
CO	: Understand advanced co	ncepts and next ger	d their functionaliti	2 2		
CO_2	2: Analyze network Algorit	SDN and its applie	a their functionaliti	es.		
Svst	ems	SDN and its applied	ation to next genera	ation		
Sug	gested Learning Resourc	es:				
Tex	tbooks:					
1.	Title	Author	Year & Edition	Publisher		
1	Computer Network	Andrew S.	5th Edition	Pearson		
	1	Tanenbaum,		Education		
		David J.				
		Wetherall				
2	Software Defined	Paul Goransson,	2nd Edition,	Morgan Kaufmann		
	Networks – A	Chuck Black and	2017			
	Comprehensive	Timothy Culver				
	Approach					
Refe	erence Books:			TANG		
1.	Data Communications	Benrouz A.	Fourth	I ata McGraw		
2	and Networking	Forouzan	Zth Edition	Hill Deerson Education		
Ζ.	A Top down Approach	James F Kuroso Koith	701 Edition,	Pearson Education		
	A Top down Approach	W Poss	2017			
	reaturing the W KOSS					
We	b links and Video Lecture	es (e-resources)	1	1		
http	s://onlinecourses.notel.ac.it	n > noc 23 cs 35				
Acti	ve Based Learning (Sug	gested Activity in (Class)/ Practical R	ased Learning		
(Ex	ample)		<i>-</i>	8		
	1. Flip Class					
	*					

- 2. Seminar/ poster Presentation
- 3. Individual Role play/Team Demonstration/ Collaborative Activity
- 4. Case study
- 5. Learn by Doing

PART-B					
Academic year: 2024-25 Semester: I Scheme: P24			24		
Course Title: ADVANCED COMPUTER NETWORKING					
Course Code: P24MECE142	CIE marks: 50		CIE Weight	tage:50%	
Teaching hours/weeks (L:T:P) 3:0:0	SEE Marks:10	0	SEE Weightage:50%		
Teaching hours of Pedagogy 40 hrs	Exam hours: 3				
Credits: 03					
Name of the Course Coordinator: [tean	n designing the c	course]			
Course Outcomes		Ex Bloor	pected n's Level	Program Outcomes	

	Bloom's Level	Outcomes
CO1: Understand advanced concepts and next generation networks.	L1	PO1,PO2,PO4
CO2: Analyze network Algorithm's, Protocols and their functionalities.	L2	PO1,PO2,PO3,P O4,PO5
CO3: Comprehend features of SDN and its application to next generation systems	L3	PO1,PO2,PO3,P O5

COURSE ARTICUALTION MATRIX							
PO1 PO2 PO3 PO4 PO5 PSO1 PSO2							
CO1	3	2		2			
CO2	3	3	2	3	2		
CO3	2	2	2		2		

PROFESSIO	NAL ELECTIVE 1				
P.	ART-A				
Academic Year: 2024-25	Semester: I	Scheme: P24			
Course Title: ADVANCED SIGNAL PROC	CESSING				
Course Code: P24MECE143	CIE Marks: 50	CIE Weightage: 50%			
Teaching hours/week (L:T:P) 3:0:0	SEE Marks:100	SEE Weightage: 50%			
Teaching hours of Pedagogy:40	Exam Hours: 3 hrs				
Credits:03					
Prerequisite:					
Signals & Systems, Digital Signa	al Processing.				
Course learning Objectives:					
CLO1: Explore & understand algorithms &	techniques of Signal proce	essing in context real			
time applications.					
CLO2: Learn analysing discrete time signals	s &systems.				
CLO3: Design Sub-blocks of signal process	ing systems.				
CLO4: Apply the knowledge of signals & al	lgorithms in developing sig	gnal processing blocks.			
UNIT -1		8 Hours			
Analysis of Discrete Time Signals: Ba	sic elements of a DSP	System –Review of			
Sampling and Quantisation – Sampling t	heorem for low pass and	d band pass signals,			
uniform and non-uniform quantization, App	lication of quantisation in	lossy compression of			
signals – Lloyd Max quantizer; Fourier ana	lysis of Continuous and D	Discrete time signals –			
Review of Fourier series and Fo	urier transform, Discr	ete Time Fourier			
Iransform(DIFI),Discrete Fourier Iransfo	orm (DFI), interpretation	n of DFT Spectrum,			
Review of DFT properties –Convolution at	nd correlation, Convolution	on of long sequences,			
(DCT) Welch Hedemard Transform (W	UT) Karbupan Lagua	Transform (VLT)			
(DC1), waish Hauamaru Hanstoffi (w	ni), Kalilulleli Loeve	Transform (KL1) –			
RRTI evels 1 2 1 3					
Self-Study Content: Walsh Hadamard Tran	sform (WHT)_ Application	nç			
Textbook Map: Text 1-2 1-2 13 3 1-3 7	storin (WIII) – Application	115			
Teaching Learning Process: power point pre	esentation with demonstrat	ion(MATLAR			
Simulation)	sentation with demonstrat				
LINIT 2:		8 Hours			
Digital Filters and Implementation: Revi	ew of FIR and IIR filter d	lesign – Notch filter–			
Comb filter– All pass filters – Applications	- Structures for digital fil	ter realization: Signal			
flow graph and block diagram representations	ations. FIR and IIR Filte	er structures. Lattice			
structures – Finite word length effects – H	Fixed-point and floating-p	point DSP arithmetic.			
Effects of quantization, Scaling, Limit cv	cles in fixed point realiz	ations of IIR digital			
filters. Limit cycles due to overflow. Quantization effect in DFT and FFT computation.					
RBTLevels:L3,L4					
Self-Study Content: Quantization effect in DFT and FFT – Applications					
Textbook Map: Text 1-4.1-4.11.					
Teaching Learning Process: power point presentation with Case Studies.					
UNIT 3: 8 Hours					
Multirate Signals and Systems: Introduction to multirate signal processing with					
applications, Multirate System Fundamenta	als – Decimation and Inte	erpolation, Transform			
domain analysis of Decimators and Intern	polators, Decimation and	Interpolation filters,			
Fractional sampling rate alteration Practical sampling rate converter design					

RBTLevels:L3,L4

Self-Study Content: Decimation and Interpolation – Applications

Textbook Map: Text 2-2.1-2.8,3.1-3.7

Teaching Learning Process: power point presentation with guest lecturer. **UNIT 4:**

8 Hours

Introductionto2-DSignalsandSystems: Polyphase decomposition and efficient structures -Introduction to digital filter banks – The DFT filter bank, Two Channel Quadrature Mirror Filter bank (QMF), Perfect Reconstruction.

Self-Study Content: DFT filter bank – Applications

Textbook Map: Text 3-1.1-1.8.

Teaching Learning Process: power point presentation with examples.

UNIT 5:

8 Hours

Introduction to2-D Signals and Systems: Elementary 2D signals–Linear shift Invariant systems-Separability - 2Dconvolution-Introductionto2Dtransforms:2DDFT,2DDCT, Applications.

RBTLevels:L3,L4

Self-Study Content: 2Dconvolution- Applications

Teaching Learning Process: power point presentation with examples.

Textbook Map: Text 3-2.1-2.8,3.1-3.3

Course Outcomes: At the end of the course students should be able to :

Suggested Learning Resources:

Te	Textbooks:							
1.	Title	Author	Year &	Publisher				
			Edition					
1	Digital Signal Processing:	John G. Proakis,	2007,	Pearson India				
	Principles, Algorithms and	Dimitris G.	4thEdition					
	Applications,	Manolakis						
2	Multirate systems and filter banks	P.P.Vaidyanathan	1992,	Pearson				
			2ndEdition	Education				
				India				
	Two dimensional signal and image	LimJ.S	1990.	Prentice Hall				
	processing							
Re	ference Books:							
1.	Digital Signal Processing: Theory	K Deergha	2018.	Springer				
	and Practice	Rao, MNS Swamy						
2.	The Scientist and Engineer's Guide	StevenW.Smith	1999	California				
	to Digital Signal Processing							
3.	Digital Signal Processing: A	MitraS.K	2013	McGraw-Hill				
	Computer Based Approach			Publishing				
				Company				
We	eb links and Video Lectures (e-resou	rces)						
1								

Active Based Learning (Suggested Activity in Class)/ Practical Based Learning (Example)

- 1. Flip Class
- 2. Seminar/ poster Presentation

- 3. Individual Role play/Team Demonstration/ Collaborative Activity
- 4. Case study
- 5. Learn by Doing

PART-B					
Academic year:2024-25	Semest	ter:I		Scheme:P24	
Course Title: : ADVANCED S	SIGNAI	PROCESSING			
Course Code: P24MECE143		CIE Marks: 50		CIE Weighta	.ge: 50%
Teaching hours/week (L:T:P) 3	3:0:0	SEE Marks:100		SEE Weighta	age: 50%
Teaching hours of Pedagogy:40)	Exam Hours: 3 hrs			
Credits:03					
Name of the Course Coordina	ator: [te	am designing the c	ours	se]	
Course Ou	tcomes			Expected	Program
			Blo	oom's Level	Outcomes
CO1: Analyze the effect of sam	npling a	nd quantisation of		L2	PO1
signals and appraise its relevan	ce with	reference to			
applications.					
CO2: Formulate various transf	orm don	nain		L4	PO1
representationsof1Dand2Dsign	alsand d	emonstrate their			
applications with reference to p	oractical	signals.			
CO3: Examine finite word leng	gth effec	ts in real time		L2	PO3
signal processing.					
CO4: Illustrate the effect of sa	mpling r	ate converters and		L2	PO3
design distortion free digital filter banks illustrating their					
applications to process real life					
CO5: Identification & design of	of DSP a	rchitectures for		L5	PO2
given requirements.					

COURSE ARTICUALTION MATRIX								
	PO1	PO2	PO3	PO4	PO5	PSO1	PSO2	
CO1	2					2		
CO2	2					2		
CO3			1					
CO4			1					
CO5		2					2	

PROFES	SIONAL ELECTIVE 1				
PA	RT-A				
Academic Year: 2024-25	Semester: I	Scheme: P24			
Course Title: POWER CONVERTERS					
Course Code: P24MECE144	CIE Marks:50	CIE Weightage:50%			
Teaching hours/week (L:T:P) 3:0:0	SEE Marks:100	SEE Weightage:50%			
Teaching hours of Pedagogy:40	Exam Hours: 03				
Credits:03					
Prerequisite:					
Basic Electronics, Analog Electronics Circu	its, Power Electronics				
Course learning Objectives:	,				
CLO1: To analyze Power diodes and rectifier	S.				
CLO2: To analyze and design DC to DC conv	verters.				
CLO3: To analyze DC to AC converters.					
CLO4: To analyze Switched circuits.					
CLO5: To analyze AC Voltage Regulators.					
UNIT -1		8 Hours			
Power Diodes and Rectifiers: Introduction	n, Performance Parameter	s, Single-Phase Full-			
Wave Rectifiers, Single-Phase Full-Wave Re	ctifier with RL Load, Sing	gle-Phase Full-Wave			
Rectifier with a Highly Inductive Load, '	Three-Phase Bridge Rec	tifiers, Three-Phase			
Bridge Rectifier with RL Load, Three-Pha	se Rectifier with a Higl	hly Inductive Load,			
Comparisons of Diode Rectifiers, Rectifier C	ircuit Design, Output Volt	tage with LC Filter.			
Self-Study Content:1. Effects of Source and I	Load Inductances.				
2. Practical Consideration	ons for Selecting Inductors	s and Capacitors			
Textbook1:3.1-3.5, 3.7-3.12					
Teaching Learning Process: Flip Class					
UNIT 2:		8 Hours			
Analysis and design of DC to DC conver	rters: Introduction, Perfo	ormance Parameters of			
DC–DC Converters, Principle of Step-Down	Operation, Step-Down Co	onverter with <i>RL</i> Load,			
Principle of Step-Up Operation, Step-Up	Converter with a Resis	tive Load, Frequency			
Limiting Parameters, Converter Classification	on, Switching-Mode Regu	ilators, Comparison of			
Regulators.					
Self-Study Content: 1. Multi output Boost Co	nverter,				
2. Diode Rectifier-Fed B	oost Converter,				
3. Design Considerations	for Input Filter and Conve	erters			
1extbook1: 5.1 – 5.10					
Teaching Learning Process: PPT		0.11			
UNIT 3:	Access Internations Deuf	8 Hours			
Analysis and design of DC to AC converters: Introduction, Performance Parameters,					
Control of Single Phase Inverters, Hermonic Peductions, Current Source Inverters, Voltage					
Control of Single-Phase Inverters, Harmonic Reductions, Current-Source Inverters.					
2 Inverter Circuit Design					
2. Invener Circuit Design					
Teaching Learning Process: PDT					
Teaching Leanning F100055. FF1		8 Hours			
UNIT 4: Analysis of switched circuits:		0 110015			
Thuristor: Introduction Thuristor Character	ietice Two Transistor Ma	del of Thuristor			
ingristor. Introduction, Ingristor Character	isues, i wo-mailsistor Mic				

Co	ontrolled Rectifiers: Introduction,	S	ingle-Phase Full Conver	ters, Single-Ph	ase Dual	
CC Se	onverters, Three-Flase Dual Convert	.015	, single-rilase series Cor	iventers.		
30	2 Twelve-Pulse C	011	verters			
	3 Design of Conv	on ert	er Circuits			
Te	extbook1: 9.1-9.3, 10.1,10.2,10.3,10	.4,	10.7			
Т	eaching Learning Process: Case Stud	ły				
	UNIT	· 5:		8 Hours		
A	C Voltage Regulators: Introduction	ı, F	Performance Parameters of	of AC Voltage Co	ontrollers,	
Si	ngle-Phase Full-Wave Controllers	S '	with Resistive Loads,	Single-Phase F	full-Wave	
Co	ontrollers with Inductive Loads, Th	nre	e-Phase Full-Wave Cont	rollers, Three-Ph	ase Full-	
W	ave Delta-Connected Controllers, S	ing	gle-Phase Transformer Co	onnection Change	rs, Cyclo	
co	nverters, AC Voltage Controllers wi	th	PWM Control, Matrix Co	nverter.	•	
Se	If-Study Content: 1. Design of AC V	/ol	tage-Controller Circuits			
	2. Effects of Source	ce a	and Load Inductances			
Τe	eaching Learning Process: Case Stud	у				
Te	extbook1: 11.1-11.10					
Co	ourse Outcomes: At the end of the	co	urse students should be a	able to :		
CO	D1: Analyse the Power diodes and rea	ctif	iers.			
C	D2:Analyze and Design DC to DC co	onv	verters.			
C	D3: Analyze and Design the DC to A	C	converters.			
C	D4:Analyze the Switched circuits					
C	05:Analyze the AC Voltage Regulate	ors				
Su	ggested Learning Resources:					
Te	extbooks:					
1	Title		Author	Year &	Publish	
				Edition	er	
1	Power Electronics	М	uhammad H. Rashid	2014.	Pearson	
	Devices, Circuits, and			Fourth Edition	Educati	
	Applications				on	
					Limited	
Re	eference Books:				r	
1	PowerElectronics:converters,Appli	С	NedMohan,Undelanda	2003.	JohnW	
•	ationanddesign'		ndRobbin	Third Edition	iley	
2	Principles of Electric Machines and	1	P.CSen.,	2007	JohnWi	
•	PowerElectronics			Second	ley	
				Edition,NewD		
				elhi,		
Web links and Video Lectures (e-resources)						
1.https://pdfcoffee.com/power-electronics-converters-applications-and-design-third-edition-						
ned-mowpdf-pdf-free.html						
2.https://archive.nptel.ac.in/courses/117/103/117103148/						
3. <u>https://archive.nptel.ac.in/courses/108/102/108102157/</u>						
Active Based Learning (Suggested Activity in Class)/ Practical Based Learning (Example)						
(1	1. Flip Class					
	2. Seminar/ poster Presentation					
	3. Individual Role play/Team Der	າກດາ	nstration/Collaborative A	ctivity		

4. Case study

5. Learn by Doing

PART-B						
Academic year:2024-25 Semester:I				Scheme:P24		
Course Title: POWER CONVE	ERTE	RS				
Course Code: P24MECE144		CIE Marks:50		CIE Weightag	ge:50%	
Teaching hours/week (L:T:P) 3:	0:0	SEE Marks:100		SEE Weighta	ge:50%	
Teaching hours of Pedagogy:40		Exam Hours: 03				
Credits:03						
Name of the Course Coordinator: [team designing the co				se]		
Course Outco	omes		I	Expected	Program	
			Blo	om's Level	Outcomes	
CO1: Analyse the Power diodes	s and re	ectifiers.		L2	PO2,PO5	
CO2: Analyze and Design DC to DC converters.				L2, L3	PO2, PO5	
CO3: Analyze and Design the DC to AC converters.				L2,L3	PO2, PO4	
CO4: Analyze the Switched circuits				L2	PO2, PO3	
CO5: Analyze the AC Voltage I	Regula	ators		L2	PO2, PO4	

COURSE ARTICUALTION MATRIX							
	PO1	PO2	PO3	PO4	PO5	PSO1	PSO2
CO1		2			2		
CO2		2			2		
CO3		2		2			
CO4		2	2				
CO5		2		2			

PROFESSIONAL	ELECTIVE 2				
PART-	Α				
Academic Year: 2024-25	Semester: I	Scheme: P24			
Course Title: ADVANCED EMBEDDED SYST	EMS				
Course Code: P24MECE151	CIE Marks: 50	CIE Weightage: 50%			
Teaching hours/week (L:T:P): 3 : 0 : 0	SEE Marks:100	SEE Weightage: 50%			
Teaching hours of Pedagogy: 40	Exam Hours: 3 Ho	ours			
Credits: 03					
Prerequisite:					
Basic knowledge of digital electronics, Embedded	systems concepts, i	ncluding			
microcontroller programming and familiarity with	C/C++ programmin	ng languages.			
Course learning Objectives:					
CLO1: To understand the difference between Emb	bedded Systems and	General Computing			
Systems.					
CLO2: To understand the Classification of Embed	dded Systems based	on Performance,			
Complexity along with the Domains and A	reas of Application	s of Embedded			
Systems					
CLO3: Analysis of a Real Life example on the bo	onding of Embedded	Technology with			
Human Life					
CLO4: To understand the difference between Micr	ocontrollers and AR	M Cortex processors.			
CLO5: To learn Programming using assembly and	l C language, CMSI	S for variety of End			
Applications.		0.77			
UNIT -1		8 Hours			
Embedded System: Embedded v/s General Computing System, classification, application					
and purpose of ES. Core of an Embedded System	n, Memory, Sensors	s, Actuators, LED, Opt			
coupler, Communication Interface, Reset circuits	, RTC, WDT, Char	acteristics and Quality			
Attributes of Embedded Systems.		<u>C' 4 1 ' 4 4'</u>			
Self-Study Content: 1. Explore now Embedded sys	stems perform speci	fic tasks in automotive,			
medical, and electronics.	and SOC dasis	m tools			
2. Study UART, 12C, SPI prote	beois and SOC desig	çii toois.			
Textbook Map:-Text 1: 1.1-1.0,2.1-2.7,5.1-5.2	OT				
Teaching Learning Process: Filipped Classroom/Pi	71	0 Hours			
UNII 2: Handmana Safturana Ca Dagigna Embaddad fu		8 HOURS			
Hardware Soltware Co-Design: Embedded fir	inware design appr	d testing of Embadded			
Hordware and firmware Components in ambadda	d system development	a testing of Endedded			
Files generated during compilation simulators on	aulators and debugg	ing			
Solf Study Content: 1 Loorn C. C.L. and a	nutators and debugg	for ambaddad avetam			
development	ssembly languages	ioi enibedded system			
2 Discuss the tools are available for the Embedded system design					
Textbook Map: Text 1: 9 1-9 2 12 1 13 1-13 4					
Teaching Learning Process: Ouiz/PPT					
INIT 3. & Hours					
ARM-32 bit Microcontroller: Thumb-2 technology and applications of ARM Architecture					
of ARM CortexM3. Various Units in the architecture. General Purpose Registers. Special					
Registers exceptions interrupts stack operation reset sequence					
Self-Study Content: 1. Compare ARM 32-hit	t architecture with	other microcontroller			
architectures.					

2. Pre	2. Prepare the report on in today electronics industry.						
Textb	ook Map: Text 2:1.	1-1.5,2.1-2.9,3.1-3.7					
Teach	ing Learning Proce	ss: Think Pair share- pee	r teaching/PPT				
		UNIT 4:		8 Hours			
Instru	ictionSets:Assemb	lybasics,Instructionlistan	ddescription, use	fulinstructions,MemorySy			
stems,	Memorymaps,Cort	exM3implementationove	erview,pipelinear	ndbusinterface,Exceptions			
,Neste	dVectorinterruptco	ntrollerdesign,SystickTin	mer,Cortex-				
M3Pr	ogrammingusingass	semblyandClanguage,CM	ISIS.				
Self-S	tudy Content:1. Ide	entify the usage of Memo	ory Systems in re	al time.			
	2. E	xplore programming AR	RM Cortex-M3 r	nicrocontrollers using both			
		assembly and C language	е.				
Textb	ook Map: Text 2:4.	1-4.4,5.1-5.8,6.1-6.7,7.1	-7.6,8.1-8.5,10.1	-10.8			
Teach	ing Learning Proce	ss: Seminar/ PPT		<u> </u>			
		UNIT 5:		8 Hours			
Intro	duction to RISC	-V: Operations of the	Computer Har	dware, Operands of the			
Comp	uter Hardware, Si	gned and Unsigned Nu	umbers, Represe	enting Instructions in the			
Comp	uter, Logical Opera	ations, Instructions for N	Aaking Decision	s, RISC-V Addressing for			
Wide	Immediate and Add	tresses, Parallelism and I	instructions: Syne	chronization			
Self-S	tudy Content: 1. Stu	idy how operands are use	ed and processed	in RISC-V hardware.			
	2. Ex	plore how instructions ai	re represented an	d stored in RISC-V			
Tanda	1- M T+ 2- 2	systems.					
Textb	ook Map: Text 3: 2	.1-2.11 0 : /DDT					
Teach	ing Learning Proce	ss: Seminar/PP1					
Cours	se Outcomes: At th	te end of the course stu	dents should be	able to :			
COI:	Understand and ap	oply knowledge of electro	onic circuits to ex	xplore the features of the			
	ARM Cortex-M3, 8	and design a real-time sys	stem that leverag	es its processing power,			
cor.	D omonstrate the w	and ing, and power efficience	design annrasch	in the code design process			
CO_2	Demonstrate the code f	or APM Cortox M3 mic	recontrollers usi	a both assambly and C			
CO3.	language	of ARIVI Contex-IVI5 IIIIC	rocontrollers usin	ig both assembly and C			
CO4	naliguage. Design and implem	ent an advanced embedd	led system that it	ntegrates RISC -V			
nroces	sor features using a	any suitable tool	ied system that h	negrates Rise-v			
Sugge	sted Learning Res						
Tevth	ooks.	ources.					
1	Title	Author	Vear &	Publisher			
1.	THE	i iutiloi	Edition	i dominici			
1	Introduction to	K.V.Shibu	2009	TMH education Pvt. Ltd			
-	embedded		2009				
systems							
2	2 The Definitive Joseph Yiu. 2010 2 nd Edition						
	Guide to the Newnes,(Elsevier)						
	ARM Cortex-						
	M3						
3	Computer	David A.Patterson,	2018	ISBN: 9780128122761.			
	Organization	John L.Hennessy,					
	and Design	Morgan Kaufmann					
	RISC-V Edition						

-						
Reference Books:						
1.	Embedded systems-A	James K.Peckol,	2008	2^{nd} Edition		
	contemporary design tool	John Wiley				
We	eb links and Video Lectures	(e-resources)				
	1. https://nptel.ac.in/					
Ac	tive Based Learning (Sugg	ested Activity in Clas	s)/ Practical B	ased Learning		
(E	xample)	-		-		
	1. Flip Class					
	2. Seminar/ poster Presentation					
	3. Individual Role play/Team Demonstration/ Collaborative Activity					
	4. Case study					

Case study
 Learn by Doing

Semester: I	Scheme:P24	
) SYSTEMS		
CIE Marks: 50	CIE Weighta	ge: 50%
SEE Marks:100	SEE Weighta	ige: 50%
Exam hours:3 Ho	urs	
n designing the co	ourse]	
	Expected	Program
	Bloom's Level	Outcomes
e of electronic	.L1	PO1
RM Cortex-M3,		
leverages its		
lling, and power		
firmware design	L2	PO2
M Cortex-M3	L5	PO3
C language.		
embedded	L5	PO4
features using		
	Semester: I D SYSTEMS CIE Marks: 50 SEE Marks: 100 Exam hours: 3 Ho n designing the co e of electronic RM Cortex-M3, leverages its lling, and power firmware design M Cortex-M3 C language. embedded features using	Semester: I Scheme:P24 SYSTEMS CIE Marks: 50 CIE Weighta SEE Marks: 100 SEE Weighta Exam hours: 3 Hours SEE Weighta h designing the course Expected Bloom's Level Everages e of electronic .L1 RM Cortex-M3, L2 firmware design L2 M Cortex-M3 L5 C language. L5 embedded L5 Features using L5

COURSE ARTICUALTION MATRIX							
	PO1	PO2	PO3	PO4	PO5	PSO1	PSO2
CO1	3					3	
CO2		2					2
CO3			2				2
CO4				3			2

	PART-A				
Academic Year: 2024-25	Semester: I	Scheme: P24			
Course Title: ADVANCED WIRELES	S COMMUNICAT	ION			
Course Code: P24MECE152	CIE Marks: 50	CIE Weightage: 50%			
Teaching hours/week (L:T:P)= 3:0:0	SEE Marks: 100	SEE Weightage: 50%			
Teaching hours of Pedagogy: 40	Exam Hours: 3 Ho	urs			
Credits: 03					
Prerequisite:					
Fundamentals of digital communication	signal processing, an	nd wireless network.			
Course learning Objectives:					
CLO1: To enable students understand th	e various aspects of	wireless communication			
CLO2: To understand the concept behind	d the capacity of cha	nnels			
CLO3: Gain the information on Linear t	ime-invariant Gaussi	ian channels. Capacity off adding			
channels					
CLO4: Study uplink and downlink mod	el of AWGN channe	el, fading channels			
CLO5: Describe different types of divers	sity, Understanding	concept behind modelling of			
MIMO	J ²	1 0			
UNIT -	1	8 Hours			
Physical modelling for wireless channels	nels, Input/output	model of the wireless channel:			
Free space, Fixed transmit and receive a	ntennas, Free space,	moving antenna, Reflecting			
wall, fixed antenna, Reflecting wall, mo	ving antenna Reflect	ion from a ground plane, Power			
decay with distance and shadowing, Mo	ving antenna, multip	le reflectors, The wireless			
channel as a linear time-varying system,	Baseband equivalen	t model, discrete time baseband			
model, Additive white noise	-				
Self-Study Content: 1.Understand the in	put/output channel re	elationship, including channel			
impulse response, Doppler effect, and no	oise impacts.				
Textbook Map: 2.1 to 2.2					
Teaching Learning Process: Quiz/Semin	ar/Case Study/PPT				
UNIT 2	2:	8 Hours			
Time and frequency coherence, AWG	N channel capacity	Time and frequency coherence:			
Doppler spread and coherence time, of	delay spread and c	oherence bandwidth, Repetition			
coding, Packing spheres, Capacity-ac	chieving AWGN cl	hannel codes, Reliable rate of			
communication and capacity, Resource	es of the AWGN c	hannel-Continuous-time AWGN			
channel, Power and bandwidth, Bandwid	dth reuse in cellular s	systems.			
Self-Study Content: 1.Understand how c	channel stability imp	acts signal transmission over			
time and frequency.					
2. Learn AWGN channel capacity using	Shannon's theorem,	focusing on the relationship			
between bandwidth, SNR, and maximum	n data rate.				
Textbook Map: 2.3, 5.1 to 5.2					
Teaching Learning Proc	cess: Quiz/Seminar/	Case Study/PPT			
UNIT 3	3:	8 Hours			
Linear time – invariant Gaussian cha	annels, Capacity of	adding channels : Single input			
multiple output(SIMO) channel,	ple input single out	put(MISO) channel, Frequency-			
selective channel, Slow fading channel,	, receive diversity,	Transmit diversity, Transmit and			
receive diversity, Time and frequency	diversity, Outage for	or parallel channels, Fast fading			
channel, Transmitter side information, F	Frequency-selective f	ading channels			
Self-Study Content: 1. Explore linear tin	ne-invariant (LTI) G	aussian channels, focusing on			
how they model stable channels with con	nstant properties ove	er time.			
Textbook Map: 5.3 to 5.4					

Tea	aching Learning Pro	cess: Quiz/Seminar	Case Stu	dy/PPT	
		UNIT 4:			8 Hours
U pli i	nk and Downlink	AWGN channel, Up	link and	Downli	nk fading channel: Capacity via
Suc	ccessive interference	ce cancellation, Con	nparison	with co	nventional CDMA, Comparison
wit	h orthogonal mult	iple access, Genera	l K-user	uplink	capacity, Symmetric case: Two
cap	acity achieving sci	hemes, General case	e: super p	position	coding achieves capacity, Slow
fad	ing channel, Fast fa	ding channel, Full c	hannel sid	de infor	mation, Channel side information
at r	receiver only, Full c	hannel side informat	ion, Frequ	lency se	elective fading channels.
Sel	f-Study Content: 1.	What role does powe	er control	play in	managing uplink and downlink
per	formance in fading	environments.			
Te	ktbook Map: 6.1 to	6.5			
[eac	hing Learning Proc	ess: Quiz/Seminar/C	Case Study	//PPT	
		UNIT 5:			8 Hours
Μ	lulti user diversity	, Physical Modelin	g of MIN	AO cha	nnels: Multiuser diversity gain,
M	ultiuser versus cla	ssical diversity, Fai	r schedul	ing and	multi user diversity, Channel
pr	ediction and feedb	ack, Opportunistic	beam for	ming u	sing dumb antennas ,Multiuser
di	versity in multi cel	l systems, Line-of-si	ight SIMC) chann	el, Line-of-sight MISO channel,
A	ntenna arrays with	only a line-of- sight p	path, Geog	graphica	ally separated antennas, Line-of-
si	ght plus one reflect	ed path, MIMO mul	tipath cha	nnel, A	ngular domain representation of
si	gnals, Angular dor	nain representation	of MIMC) chann	els, Statistical modeling in the
ar	igular domain, Deg	rees of freedom and	diversity,	Depend	ency on antenna spacing.
Sel	f-Study Content: 1.	Explore physical mo	deling of	MIMO	channels to learn how spatial
mu	ltiplexing and diver	sity enhance capacit	y and relia	ability ii	n wireless systems.
Tea	aching Learning Pro	cess: Quiz/Seminar	r/Case Stu	udy/PPT	
Te	ktbook Map: 6.6 to	6.7, 7.2 to 7.3			
Co	urse Outcomes: A	t the end of the cour	rse studei	nts shou	ld be able to :
CC	1: Apply knowledg	e of communication	systems t	o under	stand physical wireless channel
	models.				
CC	2: Examine the effe	ects of key parameter	rs on the c	capacity	of AWGN, LTI Gaussian, and
	fading channels.				
CC	3: Develop advance	ed techniques to accu	urately mo	odel and	estimate multiuser channels for
	effective resour	ce allocation.			
CC	4: Simulating the p	erformance of variou	ıs uplink a	and dow	nlink models using existing
	tools.				
Su	ggested Learning I	Resources:			
Te	xtbooks:				~
1.	Title	Author	Year	: &	Publisher
1	Engla (1 C	Destate	Editi	ion	
1	Fundamentals of	David I se,			Cambridge University Press,
	Wireless	Pramod			2005 ISDN 078 0 521 84527 4
	Communications	Viswanath	0.151	•	ISBN: 978-0-521-84527-4
2	Wireless	Andrea	2nd Edit	ion	Cambridge University
	Communications	Goldsmith			Press,2005
					ISBN-10 : 9780521704168
					ISBN-13 : 978-0521704168
Pat	faranca Booka				
1	Wireless	Theodoro	2nd	Doorgo	n Education India
1.	Communicational	Pappaport	ZIIQ Edition	rearso	H EUUVAHOH IIIUIA 0220576165 0790220576160
	Communications:	каррароп.	Edition	ISDIN	7552570105, 7787552570102

	1	1		
	Principles and			
	Practice			
2.	Wireless	Ke-Lin Du and		Cambridge University Press, 2010
	Communication	M. N. S. Swamy		ISBN: 0521114039,9780521114035
	Systems			
	-			
W	eb links and Video	Lectures (e-resour	ces)	
	. <u>https://npte</u>	l.ac.in/		
Ac	tive Based Learnin	g (Suggested Activ	vity in Cla	ass)/ Practical Based Learning
(E	xample)			
	1. Flip Class			
	2. Seminar/ poster	r Presentation		
	3. Individual Role	e play/Team Demons	stration/ C	Collaborative Activity
	4. Case study			
	5. Learn by Doing			

PART-B					
Academic year:2024-25	Semester: I	Scheme:P24			
Course Title: ADVANCED WIRELESS C	OMMUNICATIO	DN			
Course Code: P24MECE152	CIE Marks: 50	CIE Weighta	ge: 50%		
Teaching hours/week (L:T:P)= 3:0:0	SEE Marks: 100	SEE Weighta	age: 50%		
Teaching hours of Pedagogy: 40	Exam Hours: 3 H	Iours			
Credits: 03					
Name of the Course Coordinator: [team d	lesigning the cour	se]			
Course Outcomes		Expected	Program		
		Bloom's Level	Outcomes		
CO1: Apply knowledge of communication	systems to	Bloom's Level L3	Outcomes PO1		
CO1: Apply knowledge of communication s understand physical wireless channel model	systems to	Bloom's Level L3	Outcomes PO1		
CO1: Apply knowledge of communication sunderstand physical wireless channel model. CO2: Examine the effects of key parameters	systems to son the	L3 L3	OutcomesPO1PO3		
CO1: Apply knowledge of communication s understand physical wireless channel model CO2: Examine the effects of key parameters capacity of AWGN, LTI Gaussian, and fadin	systems to son the ng channels	Bloom's Level L3 L3	OutcomesPO1PO3		
CO1: Apply knowledge of communication s understand physical wireless channel model CO2: Examine the effects of key parameters capacity of AWGN, LTI Gaussian, and fadin CO3: Develop advanced techniques to accu	systems to son the ng channels rately model	Bloom's Level L3 L3 L4	OutcomesPO1PO3PO3		
CO1: Apply knowledge of communication s understand physical wireless channel model CO2: Examine the effects of key parameters capacity of AWGN, LTI Gaussian, and fadin CO3: Develop advanced techniques to accu and estimate multiuser channels for effective	systems to son the ng channels rately model e resource	Bloom's Level L3 L3 L4	OutcomesPO1PO3PO3		
CO1: Apply knowledge of communication sunderstand physical wireless channel model. CO2: Examine the effects of key parameters capacity of AWGN, LTI Gaussian, and fadin CO3: Develop advanced techniques to accu and estimate multiuser channels for effective allocation.	systems to son the ng channels rately model e resource	Bloom's Level L3 L3 L4	OutcomesPO1PO3PO3		
 CO1: Apply knowledge of communication sunderstand physical wireless channel model. CO2: Examine the effects of key parameters capacity of AWGN, LTI Gaussian, and fadin CO3: Develop advanced techniques to accu and estimate multiuser channels for effective allocation. CO4: Simulating the performance of variou 	systems to son the ng channels rately model e resource s uplink and	Bloom's Level L3 L3 L4 L5	OutcomesPO1PO3PO3PO2,3		

COURSE ARTICUALTION MATRIX							
	PO1	PO2	PO3	PO4	PO5	PSO1	PSO2
CO1	3					3	
CO2			2				2
CO3		1				1	
CO4		1	1				1

PART-B					
Academic Year: 2024-25 Semester:	[Scheme	: P24		
Course Title: MULTIMEDIA AND	APPLICATIONS				
Course Code: P24MECE153	CIE Marks:50	CIE We	ightage:50%		
Teaching hours/week (L:T:P)=3:0:0	SEE Marks:100	SEE We	eightage:50%		
Teaching hours of Pedagogy:40	Exam Hours: 3(Theory)				
Credits: 03					
Prerequisite:					
Basic knowledge of multimedia includ	ing text, image, audio, vide	o including	g network		
terminology. Additionally an understan	nding of different multimed	ia compres	ssion techniques		
is recommended.					
Course learning Objectives:					
CLO1:Understand different multimedi	a encoding schemes and pri	nciples of	compression		
algorithms					
CLO2: Apply the encoding techniques	for given data.				
CLO3:Understand the mechanism of a	udio and video compression	n technique	es and		
multimedia networks.			0.11		
	<u>[]-1</u>	. 1	8 Hours		
Introduction: Multimedia information	representation, Multimedia	a networks	, Multimedia		
applications, Application and networki	ng terminology, Network Q	los and ap	plication QoS,		
Digitization principles, Text, images, a	udio and video.		DDT I and a I O		
Salf Study Contents Program a report of	f historical remandation a	f	KBI Levels: L2		
self-study Content: Prepare a report of	i historical representation of	r multimed	11a Information		
Textbook Map: 1.1.1.2.1.3.1.4.1.5 Ch	2.2226				
Teaching Learning Process: Power poi	nt presentation with case st	udies			
Intracting Learning Process: Power por	Γ 2 •	uuics	8 Hours		
Text and image compression: Compr	ression principles Text com	pression-R	lun length		
Huffman LZW Document Image com	pression using T2 and T3 c	coding ima	ge compression-		
GIF, TIFF and JPEG.	.p. • • • • • • • • • • • • • • •	o a	.8• •••mpr•••••••		
			RBT Levels: L3		
Self-Study Content: Understand the de	coding of received bit strea	m.			
Textbook Map: 3.1, 3.2, 3.3.5, 3.4.1, 3.4	.2,3.4.5				
Teaching Learning Process: Power poi	nt presentation with case st	udies			
UNI	Г 3:		8 Hours		
Audio and Video Compression:	Audio compression- prine	ciples, DF	PCM, ADPCM		
Adaptive and Linear Predictive coding	g, Code-Excited LPC, Perce	eptual codi	ng, MPEG and		
Dolby coders video compression, Vide	o compression principles.	-	-		
		R	BT Levels: L3		
Self-Study Content: Error resilience ter	chniques				
Textbook Map:4.1,4.2,4.3, 4.3.1					
Teaching Learning Process: Power point presentation with seminars					
UNI	Г 4:		8 Hours		
Video Compression Standards:H.26	1, H.263, MPEG, MPEG1,	MPEG2, N	IPEG-4 and		
Reversible VLCs, MPEG-7 standardiz	ation process of multimedia	content de	escription,		
MPEG 21 multimedia framework.					
			RBT Levels: L3		
Self-Study Content: Basics of compute	er based animation				
Textbook Map:4.3.2,4.3.3,4.3.4,4.3.5,4	1.3.6 ,4.3.7,4.3.4, 3.6				

Teaching Learning Process: Powerpoint presentation with guest lecture								
	U	NIT 5:		8 Hours				
M	Multimedia Networks: Basics of Multimedia Networks, Communications and Applications:							
Quality of Multimedia Data Transmission, Multimedia over IP, Multimedia over ATM								
Ne	tworks, Transport of MPEG-4, N	Media on Demand (I	MoD).					
	RBT Levels: L3, L4							
Se	lf-Study Content: Understand ge	neral concepts of to	ken rings and	FDDI.				
Te	aching Learning Process: Power	point presentation v	with group dise	cussion				
Te	xtbook Map:9.1,10.4.2,1.4.3							
Co	ourse Outcomes: At the end of	the course students	s should be ab	ole to :				
Su	ggested Learning Resources:							
Te	xtbooks:							
1.	Title	Author	Year &	Publisher				
			Edition					
1	Multimedia Communications:	Fred	2001	ISBN:				
	Applications, Networks,	Halsall,Pearson		97802013981871.				
	Protocols and Standards	Education						
		Publishers						
2	Multimedia: Computing,	Raif Steinmetz,	2002					
	Communications	KlaraNahrstedt						
	andApplications							
Re	ference Books:							
1.	Multimedia Communication	K.R.Rao,Zoran	2004					
	Systems	S.Bojkovic,						
		DragoradA.Milo						
		vanovicm						
2.	Multimedia Networks:	Hans. W. Barz,	2016	ISBN:9781119090137				
	Protocols, Design and	Gregory A.						
	Applications	Bassett						
3.	Multimedia: An Introduction	John Billamil,	2002					
		Louis Molina						
W	eb links and Video Lectures (e	e-resources)						
	1. <u>https://nptel.ac.in/</u>							
Ac	tive Based Learning (Suggeste	ed Activity in Class	s)/ Practical B	ased Learning				
(E	Example)							
	1. Flip Class							
	2. Seminar/ poster Presentatio	n						
	3. Individual Role play/Team	Demonstration/ Col	laborative Act	ivity				
	4. Case study							
	5. Learn by Doing							

PART-B					
Academic year:2024-25	Semester: I	Scheme:P24			
Course Title: MULTIMEDIA AND A	APPLICATIONS				
Course Code: P24MECE153	CIE Marks:50	CIE Weightage	:50%		
Teaching hours/week (L:T:P)=3:0:0	SEE Marks:100	SEE Weightage	e:50%		
Teaching hours of Pedagogy:40	Exam Hours: 3(Theo	ory)			
Credits: 03					
Name of the Course Coordinator: [t	eam designing the co	ourse]			
Course Outcomes	Expected	Program			
		-	0		
		Bloom's Level	Outcomes		
CO1: Compare encoding schemes, mu	ultimedia	Bloom's Level L2	Outcomes PO2		
CO1: Compare encoding schemes, mutechniques and multimedia communic	ultimedia ation models.	Bloom's Level	Outcomes PO2		
CO1: Compare encoding schemes, mutechniques and multimedia communic CO2: Illustrate the working of encodi	ultimedia ation models. ng schemes and	Bloom's Level L2 L2	Outcomes PO2 PO2		
CO1: Compare encoding schemes, mutechniques and multimedia communic CO2: Illustrate the working of encodi multimedia algorithms.	ultimedia ation models. ng schemes and	Bloom's Level L2 L2	Outcomes PO2 PO2		
 CO1: Compare encoding schemes, mutechniques and multimedia communic CO2: Illustrate the working of encodi multimedia algorithms. CO3: Design a subsystem and/or multimedia 	ultimedia ation models. ng schemes and timedia framework	Bloom's Level L2 L2 L4	Outcomes PO2 PO2 PO2		
 CO1: Compare encoding schemes, mutechniques and multimedia communic CO2: Illustrate the working of encodi multimedia algorithms. CO3: Design a subsystem and/or multifor given requirements. 	ultimedia ation models. ng schemes and timedia framework	Bloom's Level L2 L2 L4	OutcomesPO2PO2PO2		
 CO1: Compare encoding schemes, mutechniques and multimedia communic CO2: Illustrate the working of encodi multimedia algorithms. CO3: Design a subsystem and/or multifor given requirements. CO4: Analyse the impact and effective 	ultimedia ation models. ng schemes and timedia framework reness of	Bloom's Level L2 L2 L4 L3	Outcomes PO2 PO2 PO2 PO2 PO5		
 CO1: Compare encoding schemes, mutechniques and multimedia communic CO2: Illustrate the working of encodi multimedia algorithms. CO3: Design a subsystem and/or multifor given requirements. CO4: Analyse the impact and effective multimedia technique, routing technique 	ultimedia ation models. ng schemes and timedia framework reness of ue and multimedia	Bloom's Level L2 L2 L4 L3	OutcomesPO2PO2PO2PO2PO5		

COURSE ARTICUALTION MATRIX							
	PO1	PO2	PO3	PO4	PO5	PSO1	PSO2
CO1		2					1
CO2		2					1
CO3		2					1
CO4					2		1

PART-B					
Academic Year: 2024-25 Seme	ster: I	Scheme: P24	1		
Course Title: PROCESS CONTROL	1				
Course Code: P24MECE154	CIE Marks:50	CIE Weighta	age:50%		
Teaching hours/week (L:T:P): 3:0:0	SEE Marks: 100	SEE Weight	age: 50%		
Teaching hours of Pedagogy:40	Exam Hours: 3 hours				
Credits: 03					
Prerequisite:					
Electronic and Instrumentation	n, Control System				
Course learning Objectives:					
CLO1: To understand the need of pro-	cess control, basic princ	iples of various	s manufacturing		
processes.					
CLO2: Apply engineering knowledge	to do problem analysis	in process cont	rol.		
CLO3: To select the proper controller	and apply the tuning ru	les to achieve o	optimum		
performance.		1	· 175 1 '		
CLO4: To understand and interpret the	e predictive Control, Mu	intivariate Statis	stical Techniques		
CLOS: Apply knowledge of process c	$\frac{1}{T} = \frac{1}{T}$	ontroi design.	Q Llours		
UNI Introduction to Process Control Do	I -I	ntrol Drohlama	8 HOUIS		
Example A Blanding Process Class	ification of Process Con	official Strategies	A More		
Complicated Example A Distillation	Column The Hierarch	v of Process Co	amore		
Activities An Overview of Control Sy	vstem Design	y of Flocess Co	JIIIIOI		
Theoretical Models of Chemical Pro	vesses-The Rationale for	or Dynamic Pro	ocess Models		
General Modeling Principles Degrees	of Freedom Analysis	Dynamic Mode	ls of		
Representative Processes, Process Dv	namics and Mathematic	al Models	15 01		
Self-Study Content: Laplace Transfor	ms of Representative Fu	inctions. Soluti	on of Differential		
Equations by Laplace Transform Tech	niques. Partial Fraction	Expansion			
Textbook Map: $1.1 - 1.6, 2.1 - 2.5$	1,	P			
Teaching Learning Process: Poster p	resentation/Ouiz/Semin	ar/Team demor	nstration		
	T 2:		8 Hours		
Transfer Function Models- Introduc	tion to Transfer Functio	n Models, Pror	berties of		
Transfer Functions, Linearization of N	Vonlinear Models	<i>/</i> 1			
Dynamic Behaviour of First-Order	and Second-Order Pro	ocesses- Standa	rd Process		
Inputs, Response of First-Order Proce	sses, Response of Integr	rating Processe	s, Response of		
Second-Order Processes		-	-		
Self-Study Content: Dynamic Behavio	our and Stability of Clos	ed-Loop Contr	ol Systems,		
Closed-Loop Transfer Functions, Closed	sed-Loop Responses of	Simple Control	l		
Systems.					
Textbook Map: 4.1- 4.3, 5.1- 5.4					
Teaching Learning Process: Flip class	s/Quiz/Seminar/Team d	emonstration			
UNI	Т 3:		8 Hours		
Dynamic Response Characteristics	of More Complicated I	Processes- Pole	es and Zeros and		
Their Effect on Process Response, Pro	cesses with Time Delay	vs, Approximat	ion of Higher-		
Order Transfer Functions, Interacting	and Non interacting Pro	cesses, State-S	pace and		
Transfer Function Matrix Models, Mu	ltiple-Input, Multiple-C	output (MIMO)	Processes.		
Development of Empirical Models f	rom Process Data- Mo	del Developme	ent Using Linear		
or Nonlinear Regression, Fitting First	- and Second-Order Mo	dels Using Step	Tests, Neural		
Network Models, Development of Dis	screte-Time Dynamic M	lodels, Identify	ing Discrete-		
Time Models from Experimental Data	1.				

Self-Study Content: Performance Criteria for Closed-Loop Systems, Model-Based Design									
Methods, Controller Tuning Relations, Controllers with Two Degrees of Freedom.									
Textbook Map: 0.1- 0.0, 7.1-	1.J	domonstration/One	minuto	nonor writing					
Teaching Learning Process: (Teaching Learning Process: Quiz/Seminar/Team demonstration/One minute paper writing								
Foodbook Controllorg Intro	UNIT 4:	tral Madaa Eastura		8 Hours					
Digital Vargions of PID Control	collers Typical Pas	non modes, realures	Control	Systems On					
Off Controllers	oliers, Typical Kes	polises of Feedback	Control	i Systems, On-					
Control System Instruments	tion. Sensors Tra	nsmitters and Trans	ducers	Final Control					
Elements Accuracy in Instrum	ientation	instituters, and frans	aucers,						
Self-Study Content: Process S	afety and Process (Control, Layers of Pr	rotectio	n, Alarm					
Management, Abnormal Even	t Detection, Risk A	Assessment							
Textbook Map: 8.1- 8.6. 9.1- 9	9.3								
Feaching Learning Process: Th	ink pair share/One	minute paper writin	g/ Quiz/	/Seminar					
	UNIT 5:			8 Hours					
Model Predictive Control - (Overview of Model	Predictive Control,	Predicti	ions for SISO					
Models, Predictions for MIMO	O Models								
Process Monitoring-Tradition	nal Monitoring Tec	chniques, Quality Co	ntrol Cl	harts,					
Multivariate Statistical Techni	iques								
Bio systems Control Design-	Process Modelling	g and Control in Pha	rmaceut	ical Operations,					
Process Modelling and Contro	of for Drug Delivery	y							
Self-Study Content: Model Pr	edictive Control Ca	alculations, Set-Poin	t Calcul	lations, Selection					
of Design and Tuning Parame	ters, Control Perfor	rmance Monitoring	/	1					
Teaching Learning Process: C	<u>One minute paper w</u>	vriting/ Quiz/Semina	ir/Team	demonstration					
Textbook Map: 20.1, 20.2, 20	<u>.3, 21.1, 21.2, 21.4,</u>	, 23.1, 23.2.	1 4						
Course Outcomes: At the en	d of the course stu	idents should be ab	le to :						
Suggested Learning Deserve									
Suggested Learning Resource	:es:								
1 Title	1 Title Anthon Magn 0: Edition Dedition								
"Process D F Seborg									
Dynamics D. E. Sebolg, 2004, Fourth Wiley									
and Control" A Mellichamp Edition									
2 "Chemical Process									
Control An	Control An G								
Introduction to Theory	Stephanopolous	August 2000.	Prent	tice Hall India,					
and Practice"	and Practice"								
Reference Books:									
1. "Process Control									
Instrumentation C.D. Johnson, 2014 Prentice Hall India.									
Technology"	Technology"								
2. "Process Control									
Systems Application	F.G. Shinskey	3rd edition,	Μ	IcGraw Hill					
Design and Adjustment"	1.0. Simiskey		Inter	mational, 6. D.					
Web links and Video Lectures (e-resources)									
Active Perced Learning (Suggested Activity in Clear)/Dreatical Deced Learning									
Active Based Learning (Suggested Activity in Class)/ Practical Based Learning									
(Example)			(Example)						

- 1. Flip Class
- 2. Seminar/ poster Presentation
- 3. Individual Role play/Team Demonstration/ Collaborative Activity
- 4. Case study
- 5. Learn by Doing

PART-B						
Academic year:2024-25 Semester: I			Scheme:P24			
Course Title: PROCESS CON	TROL	I Contraction of the second				
Course Code: P24MECE154		CIE Marks:50	CIE Weightage:50%			
Teaching hours/week (L:T:P): 3	3:0:0	SEE Marks: 100	SEE Weightage: 50%			
Teaching hours of Pedagogy:40		Exam Hours: 3 hours				
Credits: 03						
Name of the Course Coordina	tor: [t	eam designing the cou	rse]			
		0 0				
Course Ou	Expected	Program				
	Bloom's Level	Outcomes				
CO1: Apply knowledge to impl	1.2	DO1				
systems using theoretical and m	LJ	FUI				
CO2: Analyze empirical mode	n process data to					
predict chemical process dynam	L4	PO2				
strategies.						
CO3: Design and implement fee						
instrumentation, and tune param	L6	PO1				
performance.						
CO4: Develop process control s	1.6					
1 1	•					

COURSE ARTICUALTION MATRIX							
	PO1	PO2	PO3	PO4	PO5	PSO1	PSO2
CO1	2						2
CO2		2					2
CO3	2						
CO4				2			

	VLS	I DESIGN LAB							
Course	Code	P24MECEL16	CIE Marks	50					
Teachir	g Hours/Week(L:P:T/SDA)	0:1:1	SEE Marks	50					
Credits		02	Exam Hours	03(Practical)					
Course Objectives:									
•	To Familiarize with the ASIC	flow and cadence too	ol suite						
•	To Debug and develop RTL c	ode							
•	• To perform functional verification, Logical equivalence check(LEC), Timing and								
	power analysis.								
•	To Develop embedded code f	or the given requirem	ents						
•	To perform testing and verific	ation of multithread a	pplication.						
Sl.No.		Experiments							
		Part–A							
		I Digital Design		· c•					
1	Write Verilog Code for the follo	owing circuits and the	ir Test Bench fo	r verification,					
	An inverter, Buffer and	I ransmission gate							
	 Basic/Universal gates Elip flop PS D IK MS 	ст							
2	Write Verilog code for the follo	D, I wing circuits and thei	r Test Banch for	verification					
2	Carry Ripple Adder	wing circuits and the	i Test Delicii Ioi	vermeation					
	 Carry Look Ahead adde 	r							
	 Carry Skip Adder 	L							
3	Design the following circuits using ASIC Digital Design flow and Write a Verilog								
C	Code for 8-bit Booth Multiplication (Radix-4)								
4	Design the following circuits u	using ASIC Digital D	Design flow and	Write Verilog					
	code for 4/8-bit Magnitude Con	nparator, Parity Gener	ator,	U					
5	Design the following circuits u	using ASIC Digital D	Design flow and	Write Verilog					
	code for 4/8-bit, LFSR, Univers	al Shift Register	-	-					
6	6 Design a Mealy and Moore Sequence Detector using Verilog to detect Sequence.								
		Part–B							
	VLSI Analog Design	(Upto Post Layout S	Simulation)						
7	Design single stage differential	amplifier							
8	Design a simple 4/8-bit ADC co	onverter							
9	Design an op-amp with given sp	pecification* using dif	ferential amplifi	ier Common					
	source amplifier in library**								
Course	outcomes (Course Skill Set):								
At the e	and of the course the student will	be able to:							
1. Develop KIL code/Embedded code for given requirement									
2. Analyze the given KTL/Embedded code.									
4. Design and simulate a module/system for given requirements									
Assessm	ent Details (both CIF and SF)	E)							
The wei	shtage of Continuous Internal E	valuation (CIE) is 50	% and for Seme	ster End Exam					
(SEE) is	50%. The minimum passing m	hark for the CIE is 50	0% of the maxim	mum marks. A					
student shall be deemed to have satisfied the academic requirements and earned the credits									

student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 40% of maximum marks in the semester-end examination (SEE). In total of CIE and SEE student has to secure 50% maximum marks of the course.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is 50 Marks.

The split-up of CIE marks for record/ journal and test are in the ratio 60:40.

- Each experiment to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 01 tests for 100 marks, test shall be conducted after the 14th week of the semester.
- In test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The test marks is scaled down to 20 marks (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University.

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. OR based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 10% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours

Suggested Learning Resources:

- "Introduction to Embedded Systems", Shibu K V, TMH Education Pvt Ltd, Second reprint, 2010, ISBN(13): 978-0-07-014589-4.
- "Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology: Circuit Design, and Process Technology" Luciano Lavagno, Igor L. Markov, Grant Martin, Louis K. Scheffer, CRC Press, ISBN-10: 0-8493-7924-5, ISBN-13: 978-0-8493-7924-6, 2006.
- "<u>Digital VLSI Design (RTL to GDS)</u>"Dr. Adam Teman, Emerging nano scaled Integrated Circuits and Systems (En ICS) Labs Faculty of Engineering, Bar-Ilan University

COURSE ARTICUALTION MATRIX							
	PO1	PO2	PO3	PO4	PO5	PSO1	PSO2
CO1	3					3	
CO2		2					2
CO3	2					2	
CO4			3				3